mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-26 05:32:25 +00:00
66 lines
2.4 KiB
LLVM
66 lines
2.4 KiB
LLVM
|
; RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s --check-prefix=EG-CHECK
|
||
|
|
; RUN: llc < %s -march=r600 -mcpu=cayman | FileCheck %s --check-prefix=EG-CHECK
|
||
|
|
; RUN: llc < %s -march=r600 -mcpu=SI | FileCheck %s --check-prefix=SI-CHECK
|
||
|
|
|
||
|
|
; EG-CHECK: @u32_mul24
|
||
|
|
; EG-CHECK: MUL_UINT24 {{[* ]*}}T{{[0-9]\.[XYZW]}}, KC0[2].Z, KC0[2].W
|
||
|
|
; SI-CHECK: @u32_mul24
|
||
|
|
; SI-CHECK: V_MUL_U32_U24
|
||
|
|
|
||
|
|
define void @u32_mul24(i32 addrspace(1)* %out, i32 %a, i32 %b) {
|
||
|
|
entry:
|
||
|
|
%0 = shl i32 %a, 8
|
||
|
|
%a_24 = lshr i32 %0, 8
|
||
|
|
%1 = shl i32 %b, 8
|
||
|
|
%b_24 = lshr i32 %1, 8
|
||
|
|
%2 = mul i32 %a_24, %b_24
|
||
|
|
store i32 %2, i32 addrspace(1)* %out
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
; EG-CHECK: @i16_mul24
|
||
|
|
; EG-CHECK-DAG: VTX_READ_16 [[A:T[0-9]\.X]], T{{[0-9]}}.X, 40
|
||
|
|
; EG-CHECK-DAG: VTX_READ_16 [[B:T[0-9]\.X]], T{{[0-9]}}.X, 44
|
||
|
|
; The order of A and B does not matter.
|
||
|
|
; EG-CHECK: MUL_UINT24 {{[* ]*}}T{{[0-9]}}.[[MUL_CHAN:[XYZW]]], [[A]], [[B]]
|
||
|
|
; The result must be sign-extended
|
||
|
|
; EG-CHECK: LSHL {{[* ]*}}T{{[0-9]}}.[[LSHL_CHAN:[XYZW]]], PV.[[MUL_CHAN]], literal.x
|
||
|
|
; EG-CHECK: 16
|
||
|
|
; EG-CHECK: ASHR {{[* ]*}}T{{[0-9]\.[XYZW]}}, PV.[[LSHL_CHAN]], literal.x
|
||
|
|
; EG-CHECK: 16
|
||
|
|
; SI-CHECK: @i16_mul24
|
||
|
|
; SI-CHECK: V_MUL_U32_U24_e{{(32|64)}} [[MUL:VGPR[0-9]]], {{[SV]GPR[0-9], [SV]GPR[0-9]}}
|
||
|
|
; SI-CHECK: V_LSHLREV_B32_e32 [[LSHL:VGPR[0-9]]], 16, [[MUL]]
|
||
|
|
; SI-CHECK: V_ASHRREV_I32_e32 VGPR{{[0-9]}}, 16, [[LSHL]]
|
||
|
|
|
||
|
|
define void @i16_mul24(i32 addrspace(1)* %out, i16 %a, i16 %b) {
|
||
|
|
entry:
|
||
|
|
%0 = mul i16 %a, %b
|
||
|
|
%1 = sext i16 %0 to i32
|
||
|
|
store i32 %1, i32 addrspace(1)* %out
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
; EG-CHECK: @i8_mul24
|
||
|
|
; EG-CHECK-DAG: VTX_READ_8 [[A:T[0-9]\.X]], T{{[0-9]}}.X, 40
|
||
|
|
; EG-CHECK-DAG: VTX_READ_8 [[B:T[0-9]\.X]], T{{[0-9]}}.X, 44
|
||
|
|
; The order of A and B does not matter.
|
||
|
|
; EG-CHECK: MUL_UINT24 {{[* ]*}}T{{[0-9]}}.[[MUL_CHAN:[XYZW]]], [[A]], [[B]]
|
||
|
|
; The result must be sign-extended
|
||
|
|
; EG-CHECK: LSHL {{[* ]*}}T{{[0-9]}}.[[LSHL_CHAN:[XYZW]]], PV.[[MUL_CHAN]], literal.x
|
||
|
|
; EG-CHECK: 24
|
||
|
|
; EG-CHECK: ASHR {{[* ]*}}T{{[0-9]\.[XYZW]}}, PV.[[LSHL_CHAN]], literal.x
|
||
|
|
; EG-CHECK: 24
|
||
|
|
; SI-CHECK: @i8_mul24
|
||
|
|
; SI-CHECK: V_MUL_U32_U24_e{{(32|64)}} [[MUL:VGPR[0-9]]], {{[SV]GPR[0-9], [SV]GPR[0-9]}}
|
||
|
|
; SI-CHECK: V_LSHLREV_B32_e32 [[LSHL:VGPR[0-9]]], 24, [[MUL]]
|
||
|
|
; SI-CHECK: V_ASHRREV_I32_e32 VGPR{{[0-9]}}, 24, [[LSHL]]
|
||
|
|
|
||
|
|
define void @i8_mul24(i32 addrspace(1)* %out, i8 %a, i8 %b) {
|
||
|
|
entry:
|
||
|
|
%0 = mul i8 %a, %b
|
||
|
|
%1 = sext i8 %0 to i32
|
||
|
|
store i32 %1, i32 addrspace(1)* %out
|
||
|
|
ret void
|
||
|
|
}
|