2008-09-26 04:40:32 +00:00
|
|
|
set(LLVM_TARGET_DEFINITIONS ARM.td)
|
|
|
|
|
|
|
|
tablegen(ARMGenRegisterInfo.h.inc -gen-register-desc-header)
|
|
|
|
tablegen(ARMGenRegisterNames.inc -gen-register-enums)
|
|
|
|
tablegen(ARMGenRegisterInfo.inc -gen-register-desc)
|
|
|
|
tablegen(ARMGenInstrNames.inc -gen-instr-enums)
|
|
|
|
tablegen(ARMGenInstrInfo.inc -gen-instr-desc)
|
|
|
|
tablegen(ARMGenCodeEmitter.inc -gen-emitter)
|
|
|
|
tablegen(ARMGenAsmWriter.inc -gen-asm-writer)
|
|
|
|
tablegen(ARMGenDAGISel.inc -gen-dag-isel)
|
2009-04-17 19:07:39 +00:00
|
|
|
tablegen(ARMGenCallingConv.inc -gen-callingconv)
|
2008-09-26 04:40:32 +00:00
|
|
|
tablegen(ARMGenSubtarget.inc -gen-subtarget)
|
|
|
|
|
2008-10-22 02:51:53 +00:00
|
|
|
add_llvm_target(ARMCodeGen
|
2008-09-26 04:40:32 +00:00
|
|
|
ARMCodeEmitter.cpp
|
|
|
|
ARMConstantIslandPass.cpp
|
|
|
|
ARMConstantPoolValue.cpp
|
|
|
|
ARMInstrInfo.cpp
|
|
|
|
ARMISelDAGToDAG.cpp
|
|
|
|
ARMISelLowering.cpp
|
|
|
|
ARMJITInfo.cpp
|
|
|
|
ARMLoadStoreOptimizer.cpp
|
|
|
|
ARMRegisterInfo.cpp
|
|
|
|
ARMSubtarget.cpp
|
|
|
|
ARMTargetAsmInfo.cpp
|
|
|
|
ARMTargetMachine.cpp
|
|
|
|
)
|