2012-02-18 12:03:15 +00:00
|
|
|
//===-- X86InstrMMX.td - Describe the MMX Instruction Set --*- tablegen -*-===//
|
2009-08-10 22:37:37 +00:00
|
|
|
//
|
2006-02-21 19:13:53 +00:00
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
2007-12-29 20:36:04 +00:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
2009-08-10 22:37:37 +00:00
|
|
|
//
|
2006-02-21 19:13:53 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file describes the X86 MMX instruction set, defining the instructions,
|
|
|
|
// and properties of the instructions which are needed for code generation,
|
|
|
|
// machine code emission, and analysis.
|
|
|
|
//
|
2010-09-09 01:02:39 +00:00
|
|
|
// All instructions that use MMX should be in this file, even if they also use
|
|
|
|
// SSE.
|
|
|
|
//
|
2006-02-21 19:13:53 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2007-03-08 22:09:11 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// MMX Multiclasses
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2013-03-26 18:24:20 +00:00
|
|
|
let Sched = WriteVecALU in {
|
2012-05-11 14:27:12 +00:00
|
|
|
def MMX_INTALU_ITINS : OpndItins<
|
|
|
|
IIC_MMX_ALU_RR, IIC_MMX_ALU_RM
|
|
|
|
>;
|
|
|
|
|
|
|
|
def MMX_INTALUQ_ITINS : OpndItins<
|
|
|
|
IIC_MMX_ALUQ_RR, IIC_MMX_ALUQ_RM
|
|
|
|
>;
|
|
|
|
|
|
|
|
def MMX_PHADDSUBW : OpndItins<
|
|
|
|
IIC_MMX_PHADDSUBW_RR, IIC_MMX_PHADDSUBW_RM
|
|
|
|
>;
|
|
|
|
|
|
|
|
def MMX_PHADDSUBD : OpndItins<
|
|
|
|
IIC_MMX_PHADDSUBD_RR, IIC_MMX_PHADDSUBD_RM
|
|
|
|
>;
|
2013-03-26 18:24:20 +00:00
|
|
|
}
|
2012-05-11 14:27:12 +00:00
|
|
|
|
2013-03-26 18:24:20 +00:00
|
|
|
let Sched = WriteVecIMul in
|
2012-05-11 14:27:12 +00:00
|
|
|
def MMX_PMUL_ITINS : OpndItins<
|
|
|
|
IIC_MMX_PMUL, IIC_MMX_PMUL
|
|
|
|
>;
|
|
|
|
|
2013-03-26 18:24:20 +00:00
|
|
|
let Sched = WriteVecALU in {
|
2012-05-11 14:27:12 +00:00
|
|
|
def MMX_PSADBW_ITINS : OpndItins<
|
|
|
|
IIC_MMX_PSADBW, IIC_MMX_PSADBW
|
|
|
|
>;
|
|
|
|
|
|
|
|
def MMX_MISC_FUNC_ITINS : OpndItins<
|
|
|
|
IIC_MMX_MISC_FUNC_MEM, IIC_MMX_MISC_FUNC_REG
|
|
|
|
>;
|
2013-03-26 18:24:20 +00:00
|
|
|
}
|
2012-05-11 14:27:12 +00:00
|
|
|
|
|
|
|
def MMX_SHIFT_ITINS : ShiftOpndItins<
|
|
|
|
IIC_MMX_SHIFT_RR, IIC_MMX_SHIFT_RM, IIC_MMX_SHIFT_RI
|
|
|
|
>;
|
|
|
|
|
2013-03-26 18:24:20 +00:00
|
|
|
let Sched = WriteShuffle in {
|
2012-05-11 14:27:12 +00:00
|
|
|
def MMX_UNPCK_H_ITINS : OpndItins<
|
|
|
|
IIC_MMX_UNPCK_H_RR, IIC_MMX_UNPCK_H_RM
|
|
|
|
>;
|
|
|
|
|
|
|
|
def MMX_UNPCK_L_ITINS : OpndItins<
|
|
|
|
IIC_MMX_UNPCK_L, IIC_MMX_UNPCK_L
|
|
|
|
>;
|
|
|
|
|
|
|
|
def MMX_PCK_ITINS : OpndItins<
|
|
|
|
IIC_MMX_PCK_RR, IIC_MMX_PCK_RM
|
|
|
|
>;
|
|
|
|
|
|
|
|
def MMX_PSHUF_ITINS : OpndItins<
|
|
|
|
IIC_MMX_PSHUF, IIC_MMX_PSHUF
|
|
|
|
>;
|
2013-03-26 18:24:20 +00:00
|
|
|
} // Sched
|
2012-05-11 14:27:12 +00:00
|
|
|
|
2013-03-26 18:24:20 +00:00
|
|
|
let Sched = WriteCvtF2I in {
|
2012-05-11 14:27:12 +00:00
|
|
|
def MMX_CVT_PD_ITINS : OpndItins<
|
|
|
|
IIC_MMX_CVT_PD_RR, IIC_MMX_CVT_PD_RM
|
|
|
|
>;
|
|
|
|
|
|
|
|
def MMX_CVT_PS_ITINS : OpndItins<
|
|
|
|
IIC_MMX_CVT_PS_RR, IIC_MMX_CVT_PS_RM
|
|
|
|
>;
|
2013-03-26 18:24:20 +00:00
|
|
|
}
|
2012-05-11 14:27:12 +00:00
|
|
|
|
2009-08-10 22:37:37 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
2010-09-30 23:57:10 +00:00
|
|
|
// MMXI_binop_rm_int - Simple MMX binary operator based on intrinsic.
|
2010-09-08 20:54:00 +00:00
|
|
|
// When this is cleaned up, remove the FIXME from X86RecognizableInstr.cpp.
|
|
|
|
multiclass MMXI_binop_rm_int<bits<8> opc, string OpcodeStr, Intrinsic IntId,
|
2012-05-11 14:27:12 +00:00
|
|
|
OpndItins itins, bit Commutable = 0> {
|
2010-09-07 18:10:56 +00:00
|
|
|
def irr : MMXI<opc, MRMSrcReg, (outs VR64:$dst),
|
|
|
|
(ins VR64:$src1, VR64:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
2013-03-26 18:24:20 +00:00
|
|
|
[(set VR64:$dst, (IntId VR64:$src1, VR64:$src2))], itins.rr>,
|
|
|
|
Sched<[itins.Sched]> {
|
2010-09-07 18:10:56 +00:00
|
|
|
let isCommutable = Commutable;
|
|
|
|
}
|
|
|
|
def irm : MMXI<opc, MRMSrcMem, (outs VR64:$dst),
|
|
|
|
(ins VR64:$src1, i64mem:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
[(set VR64:$dst, (IntId VR64:$src1,
|
2012-05-11 14:27:12 +00:00
|
|
|
(bitconvert (load_mmx addr:$src2))))],
|
2013-03-26 18:24:20 +00:00
|
|
|
itins.rm>, Sched<[itins.Sched.Folded, ReadAfterLd]>;
|
2010-09-07 18:10:56 +00:00
|
|
|
}
|
|
|
|
|
2007-03-22 18:42:45 +00:00
|
|
|
multiclass MMXI_binop_rmi_int<bits<8> opc, bits<8> opc2, Format ImmForm,
|
2008-05-03 00:52:09 +00:00
|
|
|
string OpcodeStr, Intrinsic IntId,
|
2012-05-11 14:27:12 +00:00
|
|
|
Intrinsic IntId2, ShiftOpndItins itins> {
|
2008-03-21 00:40:09 +00:00
|
|
|
def rr : MMXI<opc, MRMSrcReg, (outs VR64:$dst),
|
|
|
|
(ins VR64:$src1, VR64:$src2),
|
2007-07-31 20:11:57 +00:00
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
2013-03-26 18:24:20 +00:00
|
|
|
[(set VR64:$dst, (IntId VR64:$src1, VR64:$src2))], itins.rr>,
|
|
|
|
Sched<[WriteVecShift]>;
|
2008-03-21 00:40:09 +00:00
|
|
|
def rm : MMXI<opc, MRMSrcMem, (outs VR64:$dst),
|
|
|
|
(ins VR64:$src1, i64mem:$src2),
|
2007-07-31 20:11:57 +00:00
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
2007-03-22 18:42:45 +00:00
|
|
|
[(set VR64:$dst, (IntId VR64:$src1,
|
2012-05-11 14:27:12 +00:00
|
|
|
(bitconvert (load_mmx addr:$src2))))],
|
2013-03-26 18:24:20 +00:00
|
|
|
itins.rm>, Sched<[WriteVecShiftLd, ReadAfterLd]>;
|
2008-03-21 00:40:09 +00:00
|
|
|
def ri : MMXIi8<opc2, ImmForm, (outs VR64:$dst),
|
|
|
|
(ins VR64:$src1, i32i8imm:$src2),
|
2007-07-31 20:11:57 +00:00
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
2013-03-26 18:24:20 +00:00
|
|
|
[(set VR64:$dst, (IntId2 VR64:$src1, (i32 imm:$src2)))], itins.ri>,
|
|
|
|
Sched<[WriteVecShift]>;
|
2007-03-22 18:42:45 +00:00
|
|
|
}
|
2007-03-08 22:09:11 +00:00
|
|
|
}
|
|
|
|
|
2010-09-09 01:02:39 +00:00
|
|
|
/// Unary MMX instructions requiring SSSE3.
|
|
|
|
multiclass SS3I_unop_rm_int_mm<bits<8> opc, string OpcodeStr,
|
2012-05-11 14:27:12 +00:00
|
|
|
Intrinsic IntId64, OpndItins itins> {
|
Introduce 'UseSSEx' to force SSE legacy encoding
- Add 'UseSSEx' to force SSE legacy insn not being selected when AVX is
enabled.
As the penalty of inter-mixing SSE and AVX instructions, we need
prevent SSE legacy insn from being generated except explicitly
specified through some intrinsics. For patterns supported by both
SSE and AVX, so far, we force AVX insn will be tried first relying on
AddedComplexity or position in td file. It's error-prone and
introduces bugs accidentally.
'UseSSEx' is disabled when AVX is turned on. For SSE insns inherited
by AVX, we need this predicate to force VEX encoding or SSE legacy
encoding only.
For insns not inherited by AVX, we still use the previous predicates,
i.e. 'HasSSEx'. So far, these insns fall into the following
categories:
* SSE insns with MMX operands
* SSE insns with GPR/MEM operands only (xFENCE, PREFETCH, CLFLUSH,
CRC, and etc.)
* SSE4A insns.
* MMX insns.
* x87 insns added by SSE.
2 test cases are modified:
- test/CodeGen/X86/fast-isel-x86-64.ll
AVX code generation is different from SSE one. 'vcvtsi2sdq' cannot be
selected by fast-isel due to complicated pattern and fast-isel
fallback to materialize it from constant pool.
- test/CodeGen/X86/widen_load-1.ll
AVX code generation is different from SSE one after fixing SSE/AVX
inter-mixing. Exec-domain fixing prefers 'vmovapd' instead of
'vmovaps'.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162919 91177308-0d34-0410-b5e6-96231b3b80d8
2012-08-30 16:54:46 +00:00
|
|
|
def rr64 : MMXSS38I<opc, MRMSrcReg, (outs VR64:$dst), (ins VR64:$src),
|
2012-01-10 06:30:56 +00:00
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
2013-03-26 18:24:20 +00:00
|
|
|
[(set VR64:$dst, (IntId64 VR64:$src))], itins.rr>,
|
|
|
|
Sched<[itins.Sched]>;
|
2012-01-10 06:30:56 +00:00
|
|
|
|
Introduce 'UseSSEx' to force SSE legacy encoding
- Add 'UseSSEx' to force SSE legacy insn not being selected when AVX is
enabled.
As the penalty of inter-mixing SSE and AVX instructions, we need
prevent SSE legacy insn from being generated except explicitly
specified through some intrinsics. For patterns supported by both
SSE and AVX, so far, we force AVX insn will be tried first relying on
AddedComplexity or position in td file. It's error-prone and
introduces bugs accidentally.
'UseSSEx' is disabled when AVX is turned on. For SSE insns inherited
by AVX, we need this predicate to force VEX encoding or SSE legacy
encoding only.
For insns not inherited by AVX, we still use the previous predicates,
i.e. 'HasSSEx'. So far, these insns fall into the following
categories:
* SSE insns with MMX operands
* SSE insns with GPR/MEM operands only (xFENCE, PREFETCH, CLFLUSH,
CRC, and etc.)
* SSE4A insns.
* MMX insns.
* x87 insns added by SSE.
2 test cases are modified:
- test/CodeGen/X86/fast-isel-x86-64.ll
AVX code generation is different from SSE one. 'vcvtsi2sdq' cannot be
selected by fast-isel due to complicated pattern and fast-isel
fallback to materialize it from constant pool.
- test/CodeGen/X86/widen_load-1.ll
AVX code generation is different from SSE one after fixing SSE/AVX
inter-mixing. Exec-domain fixing prefers 'vmovapd' instead of
'vmovaps'.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162919 91177308-0d34-0410-b5e6-96231b3b80d8
2012-08-30 16:54:46 +00:00
|
|
|
def rm64 : MMXSS38I<opc, MRMSrcMem, (outs VR64:$dst), (ins i64mem:$src),
|
2012-01-10 06:30:56 +00:00
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR64:$dst,
|
2012-05-11 14:27:12 +00:00
|
|
|
(IntId64 (bitconvert (memopmmx addr:$src))))],
|
2013-03-26 18:24:20 +00:00
|
|
|
itins.rm>, Sched<[itins.Sched.Folded]>;
|
2010-09-09 01:02:39 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/// Binary MMX instructions requiring SSSE3.
|
|
|
|
let ImmT = NoImm, Constraints = "$src1 = $dst" in {
|
|
|
|
multiclass SS3I_binop_rm_int_mm<bits<8> opc, string OpcodeStr,
|
2012-05-11 14:27:12 +00:00
|
|
|
Intrinsic IntId64, OpndItins itins> {
|
2010-09-09 01:02:39 +00:00
|
|
|
let isCommutable = 0 in
|
Introduce 'UseSSEx' to force SSE legacy encoding
- Add 'UseSSEx' to force SSE legacy insn not being selected when AVX is
enabled.
As the penalty of inter-mixing SSE and AVX instructions, we need
prevent SSE legacy insn from being generated except explicitly
specified through some intrinsics. For patterns supported by both
SSE and AVX, so far, we force AVX insn will be tried first relying on
AddedComplexity or position in td file. It's error-prone and
introduces bugs accidentally.
'UseSSEx' is disabled when AVX is turned on. For SSE insns inherited
by AVX, we need this predicate to force VEX encoding or SSE legacy
encoding only.
For insns not inherited by AVX, we still use the previous predicates,
i.e. 'HasSSEx'. So far, these insns fall into the following
categories:
* SSE insns with MMX operands
* SSE insns with GPR/MEM operands only (xFENCE, PREFETCH, CLFLUSH,
CRC, and etc.)
* SSE4A insns.
* MMX insns.
* x87 insns added by SSE.
2 test cases are modified:
- test/CodeGen/X86/fast-isel-x86-64.ll
AVX code generation is different from SSE one. 'vcvtsi2sdq' cannot be
selected by fast-isel due to complicated pattern and fast-isel
fallback to materialize it from constant pool.
- test/CodeGen/X86/widen_load-1.ll
AVX code generation is different from SSE one after fixing SSE/AVX
inter-mixing. Exec-domain fixing prefers 'vmovapd' instead of
'vmovaps'.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162919 91177308-0d34-0410-b5e6-96231b3b80d8
2012-08-30 16:54:46 +00:00
|
|
|
def rr64 : MMXSS38I<opc, MRMSrcReg, (outs VR64:$dst),
|
2010-09-09 01:02:39 +00:00
|
|
|
(ins VR64:$src1, VR64:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
2013-03-26 18:24:20 +00:00
|
|
|
[(set VR64:$dst, (IntId64 VR64:$src1, VR64:$src2))], itins.rr>,
|
|
|
|
Sched<[itins.Sched]>;
|
Introduce 'UseSSEx' to force SSE legacy encoding
- Add 'UseSSEx' to force SSE legacy insn not being selected when AVX is
enabled.
As the penalty of inter-mixing SSE and AVX instructions, we need
prevent SSE legacy insn from being generated except explicitly
specified through some intrinsics. For patterns supported by both
SSE and AVX, so far, we force AVX insn will be tried first relying on
AddedComplexity or position in td file. It's error-prone and
introduces bugs accidentally.
'UseSSEx' is disabled when AVX is turned on. For SSE insns inherited
by AVX, we need this predicate to force VEX encoding or SSE legacy
encoding only.
For insns not inherited by AVX, we still use the previous predicates,
i.e. 'HasSSEx'. So far, these insns fall into the following
categories:
* SSE insns with MMX operands
* SSE insns with GPR/MEM operands only (xFENCE, PREFETCH, CLFLUSH,
CRC, and etc.)
* SSE4A insns.
* MMX insns.
* x87 insns added by SSE.
2 test cases are modified:
- test/CodeGen/X86/fast-isel-x86-64.ll
AVX code generation is different from SSE one. 'vcvtsi2sdq' cannot be
selected by fast-isel due to complicated pattern and fast-isel
fallback to materialize it from constant pool.
- test/CodeGen/X86/widen_load-1.ll
AVX code generation is different from SSE one after fixing SSE/AVX
inter-mixing. Exec-domain fixing prefers 'vmovapd' instead of
'vmovaps'.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162919 91177308-0d34-0410-b5e6-96231b3b80d8
2012-08-30 16:54:46 +00:00
|
|
|
def rm64 : MMXSS38I<opc, MRMSrcMem, (outs VR64:$dst),
|
2010-09-09 01:02:39 +00:00
|
|
|
(ins VR64:$src1, i64mem:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
[(set VR64:$dst,
|
|
|
|
(IntId64 VR64:$src1,
|
2013-03-26 18:24:20 +00:00
|
|
|
(bitconvert (memopmmx addr:$src2))))], itins.rm>,
|
|
|
|
Sched<[itins.Sched.Folded, ReadAfterLd]>;
|
2010-09-09 01:02:39 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/// PALIGN MMX instructions (require SSSE3).
|
|
|
|
multiclass ssse3_palign_mm<string asm, Intrinsic IntId> {
|
Introduce 'UseSSEx' to force SSE legacy encoding
- Add 'UseSSEx' to force SSE legacy insn not being selected when AVX is
enabled.
As the penalty of inter-mixing SSE and AVX instructions, we need
prevent SSE legacy insn from being generated except explicitly
specified through some intrinsics. For patterns supported by both
SSE and AVX, so far, we force AVX insn will be tried first relying on
AddedComplexity or position in td file. It's error-prone and
introduces bugs accidentally.
'UseSSEx' is disabled when AVX is turned on. For SSE insns inherited
by AVX, we need this predicate to force VEX encoding or SSE legacy
encoding only.
For insns not inherited by AVX, we still use the previous predicates,
i.e. 'HasSSEx'. So far, these insns fall into the following
categories:
* SSE insns with MMX operands
* SSE insns with GPR/MEM operands only (xFENCE, PREFETCH, CLFLUSH,
CRC, and etc.)
* SSE4A insns.
* MMX insns.
* x87 insns added by SSE.
2 test cases are modified:
- test/CodeGen/X86/fast-isel-x86-64.ll
AVX code generation is different from SSE one. 'vcvtsi2sdq' cannot be
selected by fast-isel due to complicated pattern and fast-isel
fallback to materialize it from constant pool.
- test/CodeGen/X86/widen_load-1.ll
AVX code generation is different from SSE one after fixing SSE/AVX
inter-mixing. Exec-domain fixing prefers 'vmovapd' instead of
'vmovaps'.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162919 91177308-0d34-0410-b5e6-96231b3b80d8
2012-08-30 16:54:46 +00:00
|
|
|
def R64irr : MMXSS3AI<0x0F, MRMSrcReg, (outs VR64:$dst),
|
2010-09-09 01:02:39 +00:00
|
|
|
(ins VR64:$src1, VR64:$src2, i8imm:$src3),
|
|
|
|
!strconcat(asm, "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
[(set VR64:$dst, (IntId VR64:$src1, VR64:$src2, (i8 imm:$src3)))]>;
|
Introduce 'UseSSEx' to force SSE legacy encoding
- Add 'UseSSEx' to force SSE legacy insn not being selected when AVX is
enabled.
As the penalty of inter-mixing SSE and AVX instructions, we need
prevent SSE legacy insn from being generated except explicitly
specified through some intrinsics. For patterns supported by both
SSE and AVX, so far, we force AVX insn will be tried first relying on
AddedComplexity or position in td file. It's error-prone and
introduces bugs accidentally.
'UseSSEx' is disabled when AVX is turned on. For SSE insns inherited
by AVX, we need this predicate to force VEX encoding or SSE legacy
encoding only.
For insns not inherited by AVX, we still use the previous predicates,
i.e. 'HasSSEx'. So far, these insns fall into the following
categories:
* SSE insns with MMX operands
* SSE insns with GPR/MEM operands only (xFENCE, PREFETCH, CLFLUSH,
CRC, and etc.)
* SSE4A insns.
* MMX insns.
* x87 insns added by SSE.
2 test cases are modified:
- test/CodeGen/X86/fast-isel-x86-64.ll
AVX code generation is different from SSE one. 'vcvtsi2sdq' cannot be
selected by fast-isel due to complicated pattern and fast-isel
fallback to materialize it from constant pool.
- test/CodeGen/X86/widen_load-1.ll
AVX code generation is different from SSE one after fixing SSE/AVX
inter-mixing. Exec-domain fixing prefers 'vmovapd' instead of
'vmovaps'.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162919 91177308-0d34-0410-b5e6-96231b3b80d8
2012-08-30 16:54:46 +00:00
|
|
|
def R64irm : MMXSS3AI<0x0F, MRMSrcMem, (outs VR64:$dst),
|
2010-09-09 01:02:39 +00:00
|
|
|
(ins VR64:$src1, i64mem:$src2, i8imm:$src3),
|
|
|
|
!strconcat(asm, "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
[(set VR64:$dst, (IntId VR64:$src1,
|
|
|
|
(bitconvert (load_mmx addr:$src2)), (i8 imm:$src3)))]>;
|
|
|
|
}
|
|
|
|
|
2010-09-09 17:13:07 +00:00
|
|
|
multiclass sse12_cvt_pint<bits<8> opc, RegisterClass SrcRC, RegisterClass DstRC,
|
|
|
|
Intrinsic Int, X86MemOperand x86memop, PatFrag ld_frag,
|
2012-05-11 14:27:12 +00:00
|
|
|
string asm, OpndItins itins, Domain d> {
|
Introduce 'UseSSEx' to force SSE legacy encoding
- Add 'UseSSEx' to force SSE legacy insn not being selected when AVX is
enabled.
As the penalty of inter-mixing SSE and AVX instructions, we need
prevent SSE legacy insn from being generated except explicitly
specified through some intrinsics. For patterns supported by both
SSE and AVX, so far, we force AVX insn will be tried first relying on
AddedComplexity or position in td file. It's error-prone and
introduces bugs accidentally.
'UseSSEx' is disabled when AVX is turned on. For SSE insns inherited
by AVX, we need this predicate to force VEX encoding or SSE legacy
encoding only.
For insns not inherited by AVX, we still use the previous predicates,
i.e. 'HasSSEx'. So far, these insns fall into the following
categories:
* SSE insns with MMX operands
* SSE insns with GPR/MEM operands only (xFENCE, PREFETCH, CLFLUSH,
CRC, and etc.)
* SSE4A insns.
* MMX insns.
* x87 insns added by SSE.
2 test cases are modified:
- test/CodeGen/X86/fast-isel-x86-64.ll
AVX code generation is different from SSE one. 'vcvtsi2sdq' cannot be
selected by fast-isel due to complicated pattern and fast-isel
fallback to materialize it from constant pool.
- test/CodeGen/X86/widen_load-1.ll
AVX code generation is different from SSE one after fixing SSE/AVX
inter-mixing. Exec-domain fixing prefers 'vmovapd' instead of
'vmovaps'.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162919 91177308-0d34-0410-b5e6-96231b3b80d8
2012-08-30 16:54:46 +00:00
|
|
|
def irr : MMXPI<opc, MRMSrcReg, (outs DstRC:$dst), (ins SrcRC:$src), asm,
|
2013-03-26 18:24:20 +00:00
|
|
|
[(set DstRC:$dst, (Int SrcRC:$src))], itins.rr, d>,
|
|
|
|
Sched<[itins.Sched]>;
|
Introduce 'UseSSEx' to force SSE legacy encoding
- Add 'UseSSEx' to force SSE legacy insn not being selected when AVX is
enabled.
As the penalty of inter-mixing SSE and AVX instructions, we need
prevent SSE legacy insn from being generated except explicitly
specified through some intrinsics. For patterns supported by both
SSE and AVX, so far, we force AVX insn will be tried first relying on
AddedComplexity or position in td file. It's error-prone and
introduces bugs accidentally.
'UseSSEx' is disabled when AVX is turned on. For SSE insns inherited
by AVX, we need this predicate to force VEX encoding or SSE legacy
encoding only.
For insns not inherited by AVX, we still use the previous predicates,
i.e. 'HasSSEx'. So far, these insns fall into the following
categories:
* SSE insns with MMX operands
* SSE insns with GPR/MEM operands only (xFENCE, PREFETCH, CLFLUSH,
CRC, and etc.)
* SSE4A insns.
* MMX insns.
* x87 insns added by SSE.
2 test cases are modified:
- test/CodeGen/X86/fast-isel-x86-64.ll
AVX code generation is different from SSE one. 'vcvtsi2sdq' cannot be
selected by fast-isel due to complicated pattern and fast-isel
fallback to materialize it from constant pool.
- test/CodeGen/X86/widen_load-1.ll
AVX code generation is different from SSE one after fixing SSE/AVX
inter-mixing. Exec-domain fixing prefers 'vmovapd' instead of
'vmovaps'.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162919 91177308-0d34-0410-b5e6-96231b3b80d8
2012-08-30 16:54:46 +00:00
|
|
|
def irm : MMXPI<opc, MRMSrcMem, (outs DstRC:$dst), (ins x86memop:$src), asm,
|
2013-03-26 18:24:20 +00:00
|
|
|
[(set DstRC:$dst, (Int (ld_frag addr:$src)))], itins.rm, d>,
|
|
|
|
Sched<[itins.Sched.Folded]>;
|
2010-09-09 17:13:07 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
multiclass sse12_cvt_pint_3addr<bits<8> opc, RegisterClass SrcRC,
|
|
|
|
RegisterClass DstRC, Intrinsic Int, X86MemOperand x86memop,
|
|
|
|
PatFrag ld_frag, string asm, Domain d> {
|
2013-06-14 09:31:41 +00:00
|
|
|
def irr : MMXPI<opc, MRMSrcReg, (outs DstRC:$dst),
|
|
|
|
(ins DstRC:$src1, SrcRC:$src2), asm,
|
|
|
|
[(set DstRC:$dst, (Int DstRC:$src1, SrcRC:$src2))],
|
|
|
|
NoItinerary, d>;
|
|
|
|
def irm : MMXPI<opc, MRMSrcMem, (outs DstRC:$dst),
|
|
|
|
(ins DstRC:$src1, x86memop:$src2), asm,
|
|
|
|
[(set DstRC:$dst, (Int DstRC:$src1, (ld_frag addr:$src2)))],
|
|
|
|
NoItinerary, d>;
|
2010-09-09 17:13:07 +00:00
|
|
|
}
|
|
|
|
|
2007-03-06 18:53:42 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
2010-10-03 18:42:30 +00:00
|
|
|
// MMX EMMS Instruction
|
2007-03-06 18:53:42 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2009-08-10 22:37:37 +00:00
|
|
|
def MMX_EMMS : MMXI<0x77, RawFrm, (outs), (ins), "emms",
|
2013-09-13 19:23:28 +00:00
|
|
|
[(int_x86_mmx_emms)], IIC_MMX_EMMS>;
|
2007-03-06 18:53:42 +00:00
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// MMX Scalar Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
2007-03-05 23:09:45 +00:00
|
|
|
|
2007-04-03 23:48:32 +00:00
|
|
|
// Data Transfer Instructions
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MMX_MOVD64rr : MMXI<0x6E, MRMSrcReg, (outs VR64:$dst), (ins GR32:$src),
|
- When DAG combiner is folding a bit convert into a BUILD_VECTOR, it should check if it's essentially a SCALAR_TO_VECTOR. Avoid turning (v8i16) <10, u, u, u> to <10, 0, u, u, u, u, u, u>. Instead, simply convert it to a SCALAR_TO_VECTOR of the proper type.
- X86 now normalize SCALAR_TO_VECTOR to (BIT_CONVERT (v4i32 SCALAR_TO_VECTOR)). Get rid of X86ISD::S2VEC.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47290 91177308-0d34-0410-b5e6-96231b3b80d8
2008-02-18 23:04:32 +00:00
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
Instruction fixes, added instructions, and AsmString changes in the
X86 instruction tables.
Also (while I was at it) cleaned up the X86 tables, removing tabs and
80-line violations.
This patch was reviewed by Chris Lattner, but please let me know if
there are any problems.
* X86*.td
Removed tabs and fixed 80-line violations
* X86Instr64bit.td
(IRET, POPCNT, BT_, LSL, SWPGS, PUSH_S, POP_S, L_S, SMSW)
Added
(CALL, CMOV) Added qualifiers
(JMP) Added PC-relative jump instruction
(POPFQ/PUSHFQ) Added qualifiers; renamed PUSHFQ to indicate
that it is 64-bit only (ambiguous since it has no
REX prefix)
(MOV) Added rr form going the other way, which is encoded
differently
(MOV) Changed immediates to offsets, which is more correct;
also fixed MOV64o64a to have to a 64-bit offset
(MOV) Fixed qualifiers
(MOV) Added debug-register and condition-register moves
(MOVZX) Added more forms
(ADC, SUB, SBB, AND, OR, XOR) Added reverse forms, which
(as with MOV) are encoded differently
(ROL) Made REX.W required
(BT) Uncommented mr form for disassembly only
(CVT__2__) Added several missing non-intrinsic forms
(LXADD, XCHG) Reordered operands to make more sense for
MRMSrcMem
(XCHG) Added register-to-register forms
(XADD, CMPXCHG, XCHG) Added non-locked forms
* X86InstrSSE.td
(CVTSS2SI, COMISS, CVTTPS2DQ, CVTPS2PD, CVTPD2PS, MOVQ)
Added
* X86InstrFPStack.td
(COM_FST0, COMP_FST0, COM_FI, COM_FIP, FFREE, FNCLEX, FNOP,
FXAM, FLDL2T, FLDL2E, FLDPI, FLDLG2, FLDLN2, F2XM1, FYL2X,
FPTAN, FPATAN, FXTRACT, FPREM1, FDECSTP, FINCSTP, FPREM,
FYL2XP1, FSINCOS, FRNDINT, FSCALE, FCOMPP, FXSAVE,
FXRSTOR)
Added
(FCOM, FCOMP) Added qualifiers
(FSTENV, FSAVE, FSTSW) Fixed opcode names
(FNSTSW) Added implicit register operand
* X86InstrInfo.td
(opaque512mem) Added for FXSAVE/FXRSTOR
(offset8, offset16, offset32, offset64) Added for MOV
(NOOPW, IRET, POPCNT, IN, BTC, BTR, BTS, LSL, INVLPG, STR,
LTR, PUSHFS, PUSHGS, POPFS, POPGS, LDS, LSS, LES, LFS,
LGS, VERR, VERW, SGDT, SIDT, SLDT, LGDT, LIDT, LLDT,
LODSD, OUTSB, OUTSW, OUTSD, HLT, RSM, FNINIT, CLC, STC,
CLI, STI, CLD, STD, CMC, CLTS, XLAT, WRMSR, RDMSR, RDPMC,
SMSW, LMSW, CPUID, INVD, WBINVD, INVEPT, INVVPID, VMCALL,
VMCLEAR, VMLAUNCH, VMRESUME, VMPTRLD, VMPTRST, VMREAD,
VMWRITE, VMXOFF, VMXON) Added
(NOOPL, POPF, POPFD, PUSHF, PUSHFD) Added qualifier
(JO, JNO, JB, JAE, JE, JNE, JBE, JA, JS, JNS, JP, JNP, JL,
JGE, JLE, JG, JCXZ) Added 32-bit forms
(MOV) Changed some immediate forms to offset forms
(MOV) Added reversed reg-reg forms, which are encoded
differently
(MOV) Added debug-register and condition-register moves
(CMOV) Added qualifiers
(AND, OR, XOR, ADC, SUB, SBB) Added reverse forms, like MOV
(BT) Uncommented memory-register forms for disassembler
(MOVSX, MOVZX) Added forms
(XCHG, LXADD) Made operand order make sense for MRMSrcMem
(XCHG) Added register-register forms
(XADD, CMPXCHG) Added unlocked forms
* X86InstrMMX.td
(MMX_MOVD, MMV_MOVQ) Added forms
* X86InstrInfo.cpp: Changed PUSHFQ to PUSHFQ64 to reflect table
change
* X86RegisterInfo.td: Added debug and condition register sets
* x86-64-pic-3.ll: Fixed testcase to reflect call qualifier
* peep-test-3.ll: Fixed testcase to reflect test qualifier
* cmov.ll: Fixed testcase to reflect cmov qualifier
* loop-blocks.ll: Fixed testcase to reflect call qualifier
* x86-64-pic-11.ll: Fixed testcase to reflect call qualifier
* 2009-11-04-SubregCoalescingBug.ll: Fixed testcase to reflect call
qualifier
* x86-64-pic-2.ll: Fixed testcase to reflect call qualifier
* live-out-reg-info.ll: Fixed testcase to reflect test qualifier
* tail-opts.ll: Fixed testcase to reflect call qualifiers
* x86-64-pic-10.ll: Fixed testcase to reflect call qualifier
* bss-pagealigned.ll: Fixed testcase to reflect call qualifier
* x86-64-pic-1.ll: Fixed testcase to reflect call qualifier
* widen_load-1.ll: Fixed testcase to reflect call qualifier
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@91638 91177308-0d34-0410-b5e6-96231b3b80d8
2009-12-18 00:01:26 +00:00
|
|
|
[(set VR64:$dst,
|
2012-05-11 14:27:12 +00:00
|
|
|
(x86mmx (scalar_to_vector GR32:$src)))],
|
2013-03-26 18:24:20 +00:00
|
|
|
IIC_MMX_MOV_MM_RM>, Sched<[WriteMove]>;
|
2010-09-30 23:57:10 +00:00
|
|
|
let canFoldAsLoad = 1 in
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MMX_MOVD64rm : MMXI<0x6E, MRMSrcMem, (outs VR64:$dst), (ins i32mem:$src),
|
- When DAG combiner is folding a bit convert into a BUILD_VECTOR, it should check if it's essentially a SCALAR_TO_VECTOR. Avoid turning (v8i16) <10, u, u, u> to <10, 0, u, u, u, u, u, u>. Instead, simply convert it to a SCALAR_TO_VECTOR of the proper type.
- X86 now normalize SCALAR_TO_VECTOR to (BIT_CONVERT (v4i32 SCALAR_TO_VECTOR)). Get rid of X86ISD::S2VEC.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@47290 91177308-0d34-0410-b5e6-96231b3b80d8
2008-02-18 23:04:32 +00:00
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
2012-05-11 14:27:12 +00:00
|
|
|
[(set VR64:$dst,
|
|
|
|
(x86mmx (scalar_to_vector (loadi32 addr:$src))))],
|
2013-03-26 18:24:20 +00:00
|
|
|
IIC_MMX_MOV_MM_RM>, Sched<[WriteLoad]>;
|
2009-08-10 22:37:37 +00:00
|
|
|
let mayStore = 1 in
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MMX_MOVD64mr : MMXI<0x7E, MRMDestMem, (outs), (ins i32mem:$dst, VR64:$src),
|
2013-03-26 18:24:20 +00:00
|
|
|
"movd\t{$src, $dst|$dst, $src}", [], IIC_MMX_MOV_MM_RM>,
|
|
|
|
Sched<[WriteStore]>;
|
2012-10-30 22:15:38 +00:00
|
|
|
|
|
|
|
// Low word of MMX to GPR.
|
|
|
|
def MMX_X86movd2w : SDNode<"X86ISD::MMX_MOVD2W", SDTypeProfile<1, 1,
|
|
|
|
[SDTCisVT<0, i32>, SDTCisVT<1, x86mmx>]>>;
|
|
|
|
def MMX_MOVD64grr : MMXI<0x7E, MRMDestReg, (outs GR32:$dst), (ins VR64:$src),
|
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set GR32:$dst,
|
2013-03-26 18:24:20 +00:00
|
|
|
(MMX_X86movd2w (x86mmx VR64:$src)))],
|
|
|
|
IIC_MMX_MOV_REG_MM>, Sched<[WriteMove]>;
|
2007-04-03 23:48:32 +00:00
|
|
|
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MMX_MOVD64to64rr : MMXRI<0x6E, MRMSrcReg, (outs VR64:$dst), (ins GR64:$src),
|
2009-02-23 09:03:22 +00:00
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
2013-10-08 06:30:39 +00:00
|
|
|
[(set VR64:$dst, (bitconvert GR64:$src))],
|
|
|
|
IIC_MMX_MOV_MM_RM>, Sched<[WriteMove]>;
|
2007-07-04 00:19:54 +00:00
|
|
|
|
2009-08-03 05:21:05 +00:00
|
|
|
// These are 64 bit moves, but since the OS X assembler doesn't
|
|
|
|
// recognize a register-register movq, we write them as
|
|
|
|
// movd.
|
2013-03-26 18:24:20 +00:00
|
|
|
let SchedRW = [WriteMove] in {
|
2009-08-03 03:27:05 +00:00
|
|
|
def MMX_MOVD64from64rr : MMXRI<0x7E, MRMDestReg,
|
2009-02-23 09:03:22 +00:00
|
|
|
(outs GR64:$dst), (ins VR64:$src),
|
2010-09-30 23:57:10 +00:00
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set GR64:$dst,
|
2012-05-11 14:27:12 +00:00
|
|
|
(bitconvert VR64:$src))], IIC_MMX_MOV_REG_MM>;
|
2008-01-10 07:59:24 +00:00
|
|
|
let neverHasSideEffects = 1 in
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MMX_MOVQ64rr : MMXI<0x6F, MRMSrcReg, (outs VR64:$dst), (ins VR64:$src),
|
2012-05-11 14:27:12 +00:00
|
|
|
"movq\t{$src, $dst|$dst, $src}", [],
|
|
|
|
IIC_MMX_MOVQ_RR>;
|
2013-03-26 18:24:20 +00:00
|
|
|
} // SchedRW
|
|
|
|
|
|
|
|
let SchedRW = [WriteLoad] in {
|
2010-09-30 23:57:10 +00:00
|
|
|
let canFoldAsLoad = 1 in
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MMX_MOVQ64rm : MMXI<0x6F, MRMSrcMem, (outs VR64:$dst), (ins i64mem:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movq\t{$src, $dst|$dst, $src}",
|
2012-05-11 14:27:12 +00:00
|
|
|
[(set VR64:$dst, (load_mmx addr:$src))],
|
|
|
|
IIC_MMX_MOVQ_RM>;
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MMX_MOVQ64mr : MMXI<0x7F, MRMDestMem, (outs), (ins i64mem:$dst, VR64:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movq\t{$src, $dst|$dst, $src}",
|
2012-05-11 14:27:12 +00:00
|
|
|
[(store (x86mmx VR64:$src), addr:$dst)],
|
|
|
|
IIC_MMX_MOVQ_RM>;
|
2013-03-26 18:24:20 +00:00
|
|
|
} // SchedRW
|
2007-04-03 23:48:32 +00:00
|
|
|
|
2013-03-26 18:24:20 +00:00
|
|
|
let SchedRW = [WriteMove] in {
|
Introduce 'UseSSEx' to force SSE legacy encoding
- Add 'UseSSEx' to force SSE legacy insn not being selected when AVX is
enabled.
As the penalty of inter-mixing SSE and AVX instructions, we need
prevent SSE legacy insn from being generated except explicitly
specified through some intrinsics. For patterns supported by both
SSE and AVX, so far, we force AVX insn will be tried first relying on
AddedComplexity or position in td file. It's error-prone and
introduces bugs accidentally.
'UseSSEx' is disabled when AVX is turned on. For SSE insns inherited
by AVX, we need this predicate to force VEX encoding or SSE legacy
encoding only.
For insns not inherited by AVX, we still use the previous predicates,
i.e. 'HasSSEx'. So far, these insns fall into the following
categories:
* SSE insns with MMX operands
* SSE insns with GPR/MEM operands only (xFENCE, PREFETCH, CLFLUSH,
CRC, and etc.)
* SSE4A insns.
* MMX insns.
* x87 insns added by SSE.
2 test cases are modified:
- test/CodeGen/X86/fast-isel-x86-64.ll
AVX code generation is different from SSE one. 'vcvtsi2sdq' cannot be
selected by fast-isel due to complicated pattern and fast-isel
fallback to materialize it from constant pool.
- test/CodeGen/X86/widen_load-1.ll
AVX code generation is different from SSE one after fixing SSE/AVX
inter-mixing. Exec-domain fixing prefers 'vmovapd' instead of
'vmovaps'.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162919 91177308-0d34-0410-b5e6-96231b3b80d8
2012-08-30 16:54:46 +00:00
|
|
|
def MMX_MOVDQ2Qrr : MMXSDIi8<0xD6, MRMSrcReg, (outs VR64:$dst),
|
|
|
|
(ins VR128:$src), "movdq2q\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR64:$dst,
|
|
|
|
(x86mmx (bitconvert
|
|
|
|
(i64 (vector_extract (v2i64 VR128:$src),
|
|
|
|
(iPTR 0))))))],
|
|
|
|
IIC_MMX_MOVQ_RR>;
|
|
|
|
|
|
|
|
def MMX_MOVQ2DQrr : MMXS2SIi8<0xD6, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR64:$src), "movq2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v2i64
|
|
|
|
(scalar_to_vector
|
|
|
|
(i64 (bitconvert (x86mmx VR64:$src))))))],
|
|
|
|
IIC_MMX_MOVQ_RR>;
|
2007-04-03 23:48:32 +00:00
|
|
|
|
2013-10-09 04:54:21 +00:00
|
|
|
let isCodeGenOnly = 1, hasSideEffects = 1 in {
|
Introduce 'UseSSEx' to force SSE legacy encoding
- Add 'UseSSEx' to force SSE legacy insn not being selected when AVX is
enabled.
As the penalty of inter-mixing SSE and AVX instructions, we need
prevent SSE legacy insn from being generated except explicitly
specified through some intrinsics. For patterns supported by both
SSE and AVX, so far, we force AVX insn will be tried first relying on
AddedComplexity or position in td file. It's error-prone and
introduces bugs accidentally.
'UseSSEx' is disabled when AVX is turned on. For SSE insns inherited
by AVX, we need this predicate to force VEX encoding or SSE legacy
encoding only.
For insns not inherited by AVX, we still use the previous predicates,
i.e. 'HasSSEx'. So far, these insns fall into the following
categories:
* SSE insns with MMX operands
* SSE insns with GPR/MEM operands only (xFENCE, PREFETCH, CLFLUSH,
CRC, and etc.)
* SSE4A insns.
* MMX insns.
* x87 insns added by SSE.
2 test cases are modified:
- test/CodeGen/X86/fast-isel-x86-64.ll
AVX code generation is different from SSE one. 'vcvtsi2sdq' cannot be
selected by fast-isel due to complicated pattern and fast-isel
fallback to materialize it from constant pool.
- test/CodeGen/X86/widen_load-1.ll
AVX code generation is different from SSE one after fixing SSE/AVX
inter-mixing. Exec-domain fixing prefers 'vmovapd' instead of
'vmovaps'.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162919 91177308-0d34-0410-b5e6-96231b3b80d8
2012-08-30 16:54:46 +00:00
|
|
|
def MMX_MOVQ2FR64rr: MMXS2SIi8<0xD6, MRMSrcReg, (outs FR64:$dst),
|
|
|
|
(ins VR64:$src), "movq2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[], IIC_MMX_MOVQ_RR>;
|
2009-02-23 09:03:22 +00:00
|
|
|
|
Introduce 'UseSSEx' to force SSE legacy encoding
- Add 'UseSSEx' to force SSE legacy insn not being selected when AVX is
enabled.
As the penalty of inter-mixing SSE and AVX instructions, we need
prevent SSE legacy insn from being generated except explicitly
specified through some intrinsics. For patterns supported by both
SSE and AVX, so far, we force AVX insn will be tried first relying on
AddedComplexity or position in td file. It's error-prone and
introduces bugs accidentally.
'UseSSEx' is disabled when AVX is turned on. For SSE insns inherited
by AVX, we need this predicate to force VEX encoding or SSE legacy
encoding only.
For insns not inherited by AVX, we still use the previous predicates,
i.e. 'HasSSEx'. So far, these insns fall into the following
categories:
* SSE insns with MMX operands
* SSE insns with GPR/MEM operands only (xFENCE, PREFETCH, CLFLUSH,
CRC, and etc.)
* SSE4A insns.
* MMX insns.
* x87 insns added by SSE.
2 test cases are modified:
- test/CodeGen/X86/fast-isel-x86-64.ll
AVX code generation is different from SSE one. 'vcvtsi2sdq' cannot be
selected by fast-isel due to complicated pattern and fast-isel
fallback to materialize it from constant pool.
- test/CodeGen/X86/widen_load-1.ll
AVX code generation is different from SSE one after fixing SSE/AVX
inter-mixing. Exec-domain fixing prefers 'vmovapd' instead of
'vmovaps'.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162919 91177308-0d34-0410-b5e6-96231b3b80d8
2012-08-30 16:54:46 +00:00
|
|
|
def MMX_MOVFR642Qrr: MMXSDIi8<0xD6, MRMSrcReg, (outs VR64:$dst),
|
|
|
|
(ins FR64:$src), "movdq2q\t{$src, $dst|$dst, $src}",
|
|
|
|
[], IIC_MMX_MOVQ_RR>;
|
2013-10-09 04:54:21 +00:00
|
|
|
}
|
2013-03-26 18:24:20 +00:00
|
|
|
} // SchedRW
|
2010-04-23 19:03:32 +00:00
|
|
|
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MMX_MOVNTQmr : MMXI<0xE7, MRMDestMem, (outs), (ins i64mem:$dst, VR64:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movntq\t{$src, $dst|$dst, $src}",
|
2012-05-11 14:27:12 +00:00
|
|
|
[(int_x86_mmx_movnt_dq addr:$dst, VR64:$src)],
|
2013-03-26 18:24:20 +00:00
|
|
|
IIC_MMX_MOVQ_RM>, Sched<[WriteStore]>;
|
2007-04-03 23:48:32 +00:00
|
|
|
|
2013-10-09 04:54:21 +00:00
|
|
|
let Predicates = [HasMMX] in {
|
|
|
|
let AddedComplexity = 15 in
|
|
|
|
// movd to MMX register zero-extends
|
|
|
|
def : Pat<(x86mmx (X86vzmovl (x86mmx (scalar_to_vector GR32:$src)))),
|
|
|
|
(MMX_MOVD64rr GR32:$src)>;
|
|
|
|
let AddedComplexity = 20 in
|
|
|
|
def : Pat<(x86mmx (X86vzmovl (x86mmx (scalar_to_vector (loadi32 addr:$src))))),
|
|
|
|
(MMX_MOVD64rm addr:$src)>;
|
|
|
|
}
|
2007-04-03 23:48:32 +00:00
|
|
|
|
2007-03-08 22:09:11 +00:00
|
|
|
// Arithmetic Instructions
|
2012-05-11 14:27:12 +00:00
|
|
|
defm MMX_PABSB : SS3I_unop_rm_int_mm<0x1C, "pabsb", int_x86_ssse3_pabs_b,
|
|
|
|
MMX_INTALU_ITINS>;
|
|
|
|
defm MMX_PABSW : SS3I_unop_rm_int_mm<0x1D, "pabsw", int_x86_ssse3_pabs_w,
|
|
|
|
MMX_INTALU_ITINS>;
|
|
|
|
defm MMX_PABSD : SS3I_unop_rm_int_mm<0x1E, "pabsd", int_x86_ssse3_pabs_d,
|
|
|
|
MMX_INTALU_ITINS>;
|
2007-03-27 21:20:36 +00:00
|
|
|
// -- Addition
|
2012-05-11 14:27:12 +00:00
|
|
|
defm MMX_PADDB : MMXI_binop_rm_int<0xFC, "paddb", int_x86_mmx_padd_b,
|
|
|
|
MMX_INTALU_ITINS, 1>;
|
|
|
|
defm MMX_PADDW : MMXI_binop_rm_int<0xFD, "paddw", int_x86_mmx_padd_w,
|
|
|
|
MMX_INTALU_ITINS, 1>;
|
|
|
|
defm MMX_PADDD : MMXI_binop_rm_int<0xFE, "paddd", int_x86_mmx_padd_d,
|
|
|
|
MMX_INTALU_ITINS, 1>;
|
|
|
|
defm MMX_PADDQ : MMXI_binop_rm_int<0xD4, "paddq", int_x86_mmx_padd_q,
|
|
|
|
MMX_INTALUQ_ITINS, 1>;
|
|
|
|
defm MMX_PADDSB : MMXI_binop_rm_int<0xEC, "paddsb" , int_x86_mmx_padds_b,
|
|
|
|
MMX_INTALU_ITINS, 1>;
|
|
|
|
defm MMX_PADDSW : MMXI_binop_rm_int<0xED, "paddsw" , int_x86_mmx_padds_w,
|
|
|
|
MMX_INTALU_ITINS, 1>;
|
|
|
|
|
|
|
|
defm MMX_PADDUSB : MMXI_binop_rm_int<0xDC, "paddusb", int_x86_mmx_paddus_b,
|
|
|
|
MMX_INTALU_ITINS, 1>;
|
|
|
|
defm MMX_PADDUSW : MMXI_binop_rm_int<0xDD, "paddusw", int_x86_mmx_paddus_w,
|
|
|
|
MMX_INTALU_ITINS, 1>;
|
|
|
|
|
|
|
|
defm MMX_PHADDW : SS3I_binop_rm_int_mm<0x01, "phaddw", int_x86_ssse3_phadd_w,
|
|
|
|
MMX_PHADDSUBW>;
|
|
|
|
defm MMX_PHADD : SS3I_binop_rm_int_mm<0x02, "phaddd", int_x86_ssse3_phadd_d,
|
|
|
|
MMX_PHADDSUBD>;
|
|
|
|
defm MMX_PHADDSW : SS3I_binop_rm_int_mm<0x03, "phaddsw",int_x86_ssse3_phadd_sw,
|
|
|
|
MMX_PHADDSUBW>;
|
2010-09-09 01:02:39 +00:00
|
|
|
|
|
|
|
|
2007-03-27 21:20:36 +00:00
|
|
|
// -- Subtraction
|
2012-05-11 14:27:12 +00:00
|
|
|
defm MMX_PSUBB : MMXI_binop_rm_int<0xF8, "psubb", int_x86_mmx_psub_b,
|
|
|
|
MMX_INTALU_ITINS>;
|
|
|
|
defm MMX_PSUBW : MMXI_binop_rm_int<0xF9, "psubw", int_x86_mmx_psub_w,
|
2013-05-14 18:33:40 +00:00
|
|
|
MMX_INTALU_ITINS>;
|
2012-05-11 14:27:12 +00:00
|
|
|
defm MMX_PSUBD : MMXI_binop_rm_int<0xFA, "psubd", int_x86_mmx_psub_d,
|
2013-05-14 18:33:40 +00:00
|
|
|
MMX_INTALU_ITINS>;
|
2012-05-11 14:27:12 +00:00
|
|
|
defm MMX_PSUBQ : MMXI_binop_rm_int<0xFB, "psubq", int_x86_mmx_psub_q,
|
2013-05-14 18:33:40 +00:00
|
|
|
MMX_INTALUQ_ITINS>;
|
2012-05-11 14:27:12 +00:00
|
|
|
|
|
|
|
defm MMX_PSUBSB : MMXI_binop_rm_int<0xE8, "psubsb" , int_x86_mmx_psubs_b,
|
2013-05-14 18:33:40 +00:00
|
|
|
MMX_INTALU_ITINS>;
|
2012-05-11 14:27:12 +00:00
|
|
|
defm MMX_PSUBSW : MMXI_binop_rm_int<0xE9, "psubsw" , int_x86_mmx_psubs_w,
|
2013-05-14 18:33:40 +00:00
|
|
|
MMX_INTALU_ITINS>;
|
2012-05-11 14:27:12 +00:00
|
|
|
|
|
|
|
defm MMX_PSUBUSB : MMXI_binop_rm_int<0xD8, "psubusb", int_x86_mmx_psubus_b,
|
2013-05-14 18:33:40 +00:00
|
|
|
MMX_INTALU_ITINS>;
|
2012-05-11 14:27:12 +00:00
|
|
|
defm MMX_PSUBUSW : MMXI_binop_rm_int<0xD9, "psubusw", int_x86_mmx_psubus_w,
|
2013-05-14 18:33:40 +00:00
|
|
|
MMX_INTALU_ITINS>;
|
2012-05-11 14:27:12 +00:00
|
|
|
|
|
|
|
defm MMX_PHSUBW : SS3I_binop_rm_int_mm<0x05, "phsubw", int_x86_ssse3_phsub_w,
|
|
|
|
MMX_PHADDSUBW>;
|
|
|
|
defm MMX_PHSUBD : SS3I_binop_rm_int_mm<0x06, "phsubd", int_x86_ssse3_phsub_d,
|
|
|
|
MMX_PHADDSUBD>;
|
|
|
|
defm MMX_PHSUBSW : SS3I_binop_rm_int_mm<0x07, "phsubsw",int_x86_ssse3_phsub_sw,
|
|
|
|
MMX_PHADDSUBW>;
|
2010-09-09 01:02:39 +00:00
|
|
|
|
2007-03-27 21:20:36 +00:00
|
|
|
// -- Multiplication
|
2012-05-11 14:27:12 +00:00
|
|
|
defm MMX_PMULLW : MMXI_binop_rm_int<0xD5, "pmullw", int_x86_mmx_pmull_w,
|
|
|
|
MMX_PMUL_ITINS, 1>;
|
|
|
|
|
|
|
|
defm MMX_PMULHW : MMXI_binop_rm_int<0xE5, "pmulhw", int_x86_mmx_pmulh_w,
|
|
|
|
MMX_PMUL_ITINS, 1>;
|
|
|
|
defm MMX_PMULHUW : MMXI_binop_rm_int<0xE4, "pmulhuw", int_x86_mmx_pmulhu_w,
|
|
|
|
MMX_PMUL_ITINS, 1>;
|
|
|
|
defm MMX_PMULUDQ : MMXI_binop_rm_int<0xF4, "pmuludq", int_x86_mmx_pmulu_dq,
|
|
|
|
MMX_PMUL_ITINS, 1>;
|
2010-09-09 01:02:39 +00:00
|
|
|
let isCommutable = 1 in
|
2010-09-30 23:57:10 +00:00
|
|
|
defm MMX_PMULHRSW : SS3I_binop_rm_int_mm<0x0B, "pmulhrsw",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_ssse3_pmul_hr_sw, MMX_PMUL_ITINS>;
|
2007-04-03 23:48:32 +00:00
|
|
|
|
|
|
|
// -- Miscellanea
|
2012-05-11 14:27:12 +00:00
|
|
|
defm MMX_PMADDWD : MMXI_binop_rm_int<0xF5, "pmaddwd", int_x86_mmx_pmadd_wd,
|
|
|
|
MMX_PMUL_ITINS, 1>;
|
2007-03-22 18:42:45 +00:00
|
|
|
|
2010-09-30 23:57:10 +00:00
|
|
|
defm MMX_PMADDUBSW : SS3I_binop_rm_int_mm<0x04, "pmaddubsw",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_ssse3_pmadd_ub_sw, MMX_PMUL_ITINS>;
|
|
|
|
defm MMX_PAVGB : MMXI_binop_rm_int<0xE0, "pavgb", int_x86_mmx_pavg_b,
|
|
|
|
MMX_MISC_FUNC_ITINS, 1>;
|
|
|
|
defm MMX_PAVGW : MMXI_binop_rm_int<0xE3, "pavgw", int_x86_mmx_pavg_w,
|
|
|
|
MMX_MISC_FUNC_ITINS, 1>;
|
|
|
|
|
|
|
|
defm MMX_PMINUB : MMXI_binop_rm_int<0xDA, "pminub", int_x86_mmx_pminu_b,
|
|
|
|
MMX_MISC_FUNC_ITINS, 1>;
|
|
|
|
defm MMX_PMINSW : MMXI_binop_rm_int<0xEA, "pminsw", int_x86_mmx_pmins_w,
|
|
|
|
MMX_MISC_FUNC_ITINS, 1>;
|
|
|
|
|
|
|
|
defm MMX_PMAXUB : MMXI_binop_rm_int<0xDE, "pmaxub", int_x86_mmx_pmaxu_b,
|
|
|
|
MMX_MISC_FUNC_ITINS, 1>;
|
|
|
|
defm MMX_PMAXSW : MMXI_binop_rm_int<0xEE, "pmaxsw", int_x86_mmx_pmaxs_w,
|
|
|
|
MMX_MISC_FUNC_ITINS, 1>;
|
|
|
|
|
|
|
|
defm MMX_PSADBW : MMXI_binop_rm_int<0xF6, "psadbw", int_x86_mmx_psad_bw,
|
|
|
|
MMX_PSADBW_ITINS, 1>;
|
|
|
|
|
|
|
|
defm MMX_PSIGNB : SS3I_binop_rm_int_mm<0x08, "psignb", int_x86_ssse3_psign_b,
|
|
|
|
MMX_MISC_FUNC_ITINS>;
|
|
|
|
defm MMX_PSIGNW : SS3I_binop_rm_int_mm<0x09, "psignw", int_x86_ssse3_psign_w,
|
|
|
|
MMX_MISC_FUNC_ITINS>;
|
|
|
|
defm MMX_PSIGND : SS3I_binop_rm_int_mm<0x0A, "psignd", int_x86_ssse3_psign_d,
|
|
|
|
MMX_MISC_FUNC_ITINS>;
|
2010-09-09 01:02:39 +00:00
|
|
|
let Constraints = "$src1 = $dst" in
|
|
|
|
defm MMX_PALIGN : ssse3_palign_mm<"palignr", int_x86_mmx_palignr_b>;
|
|
|
|
|
2007-03-16 09:44:46 +00:00
|
|
|
// Logical Instructions
|
2012-05-11 14:27:12 +00:00
|
|
|
defm MMX_PAND : MMXI_binop_rm_int<0xDB, "pand", int_x86_mmx_pand,
|
|
|
|
MMX_INTALU_ITINS, 1>;
|
|
|
|
defm MMX_POR : MMXI_binop_rm_int<0xEB, "por" , int_x86_mmx_por,
|
|
|
|
MMX_INTALU_ITINS, 1>;
|
|
|
|
defm MMX_PXOR : MMXI_binop_rm_int<0xEF, "pxor", int_x86_mmx_pxor,
|
|
|
|
MMX_INTALU_ITINS, 1>;
|
|
|
|
defm MMX_PANDN : MMXI_binop_rm_int<0xDF, "pandn", int_x86_mmx_pandn,
|
|
|
|
MMX_INTALU_ITINS>;
|
2007-03-16 09:44:46 +00:00
|
|
|
|
2007-03-22 18:42:45 +00:00
|
|
|
// Shift Instructions
|
|
|
|
defm MMX_PSRLW : MMXI_binop_rmi_int<0xD1, 0x71, MRM2r, "psrlw",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_mmx_psrl_w, int_x86_mmx_psrli_w,
|
|
|
|
MMX_SHIFT_ITINS>;
|
2007-03-22 18:42:45 +00:00
|
|
|
defm MMX_PSRLD : MMXI_binop_rmi_int<0xD2, 0x72, MRM2r, "psrld",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_mmx_psrl_d, int_x86_mmx_psrli_d,
|
|
|
|
MMX_SHIFT_ITINS>;
|
2007-03-22 18:42:45 +00:00
|
|
|
defm MMX_PSRLQ : MMXI_binop_rmi_int<0xD3, 0x73, MRM2r, "psrlq",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_mmx_psrl_q, int_x86_mmx_psrli_q,
|
|
|
|
MMX_SHIFT_ITINS>;
|
2007-03-22 18:42:45 +00:00
|
|
|
|
|
|
|
defm MMX_PSLLW : MMXI_binop_rmi_int<0xF1, 0x71, MRM6r, "psllw",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_mmx_psll_w, int_x86_mmx_pslli_w,
|
|
|
|
MMX_SHIFT_ITINS>;
|
2007-03-22 18:42:45 +00:00
|
|
|
defm MMX_PSLLD : MMXI_binop_rmi_int<0xF2, 0x72, MRM6r, "pslld",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_mmx_psll_d, int_x86_mmx_pslli_d,
|
|
|
|
MMX_SHIFT_ITINS>;
|
2007-03-22 18:42:45 +00:00
|
|
|
defm MMX_PSLLQ : MMXI_binop_rmi_int<0xF3, 0x73, MRM6r, "psllq",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_mmx_psll_q, int_x86_mmx_pslli_q,
|
|
|
|
MMX_SHIFT_ITINS>;
|
2007-03-22 18:42:45 +00:00
|
|
|
|
|
|
|
defm MMX_PSRAW : MMXI_binop_rmi_int<0xE1, 0x71, MRM4r, "psraw",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_mmx_psra_w, int_x86_mmx_psrai_w,
|
|
|
|
MMX_SHIFT_ITINS>;
|
2007-03-22 18:42:45 +00:00
|
|
|
defm MMX_PSRAD : MMXI_binop_rmi_int<0xE2, 0x72, MRM4r, "psrad",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_mmx_psra_d, int_x86_mmx_psrai_d,
|
|
|
|
MMX_SHIFT_ITINS>;
|
2007-03-22 18:42:45 +00:00
|
|
|
|
2007-03-27 21:20:36 +00:00
|
|
|
// Comparison Instructions
|
2012-05-11 14:27:12 +00:00
|
|
|
defm MMX_PCMPEQB : MMXI_binop_rm_int<0x74, "pcmpeqb", int_x86_mmx_pcmpeq_b,
|
|
|
|
MMX_INTALU_ITINS>;
|
|
|
|
defm MMX_PCMPEQW : MMXI_binop_rm_int<0x75, "pcmpeqw", int_x86_mmx_pcmpeq_w,
|
|
|
|
MMX_INTALU_ITINS>;
|
|
|
|
defm MMX_PCMPEQD : MMXI_binop_rm_int<0x76, "pcmpeqd", int_x86_mmx_pcmpeq_d,
|
|
|
|
MMX_INTALU_ITINS>;
|
|
|
|
|
|
|
|
defm MMX_PCMPGTB : MMXI_binop_rm_int<0x64, "pcmpgtb", int_x86_mmx_pcmpgt_b,
|
|
|
|
MMX_INTALU_ITINS>;
|
|
|
|
defm MMX_PCMPGTW : MMXI_binop_rm_int<0x65, "pcmpgtw", int_x86_mmx_pcmpgt_w,
|
|
|
|
MMX_INTALU_ITINS>;
|
|
|
|
defm MMX_PCMPGTD : MMXI_binop_rm_int<0x66, "pcmpgtd", int_x86_mmx_pcmpgt_d,
|
|
|
|
MMX_INTALU_ITINS>;
|
2007-03-27 20:22:40 +00:00
|
|
|
|
2007-03-27 21:20:36 +00:00
|
|
|
// -- Unpack Instructions
|
2010-09-08 20:54:00 +00:00
|
|
|
defm MMX_PUNPCKHBW : MMXI_binop_rm_int<0x68, "punpckhbw",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_mmx_punpckhbw,
|
|
|
|
MMX_UNPCK_H_ITINS>;
|
2010-09-08 20:54:00 +00:00
|
|
|
defm MMX_PUNPCKHWD : MMXI_binop_rm_int<0x69, "punpckhwd",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_mmx_punpckhwd,
|
|
|
|
MMX_UNPCK_H_ITINS>;
|
2010-09-08 20:54:00 +00:00
|
|
|
defm MMX_PUNPCKHDQ : MMXI_binop_rm_int<0x6A, "punpckhdq",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_mmx_punpckhdq,
|
|
|
|
MMX_UNPCK_H_ITINS>;
|
2010-09-08 20:54:00 +00:00
|
|
|
defm MMX_PUNPCKLBW : MMXI_binop_rm_int<0x60, "punpcklbw",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_mmx_punpcklbw,
|
|
|
|
MMX_UNPCK_L_ITINS>;
|
2010-09-08 20:54:00 +00:00
|
|
|
defm MMX_PUNPCKLWD : MMXI_binop_rm_int<0x61, "punpcklwd",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_mmx_punpcklwd,
|
|
|
|
MMX_UNPCK_L_ITINS>;
|
2010-09-08 20:54:00 +00:00
|
|
|
defm MMX_PUNPCKLDQ : MMXI_binop_rm_int<0x62, "punpckldq",
|
2012-05-11 14:27:12 +00:00
|
|
|
int_x86_mmx_punpckldq,
|
|
|
|
MMX_UNPCK_L_ITINS>;
|
2007-03-27 21:20:36 +00:00
|
|
|
|
|
|
|
// -- Pack Instructions
|
2012-05-11 14:27:12 +00:00
|
|
|
defm MMX_PACKSSWB : MMXI_binop_rm_int<0x63, "packsswb", int_x86_mmx_packsswb,
|
|
|
|
MMX_PCK_ITINS>;
|
|
|
|
defm MMX_PACKSSDW : MMXI_binop_rm_int<0x6B, "packssdw", int_x86_mmx_packssdw,
|
|
|
|
MMX_PCK_ITINS>;
|
|
|
|
defm MMX_PACKUSWB : MMXI_binop_rm_int<0x67, "packuswb", int_x86_mmx_packuswb,
|
|
|
|
MMX_PCK_ITINS>;
|
2007-03-27 21:20:36 +00:00
|
|
|
|
2007-04-24 21:18:37 +00:00
|
|
|
// -- Shuffle Instructions
|
2012-05-11 14:27:12 +00:00
|
|
|
defm MMX_PSHUFB : SS3I_binop_rm_int_mm<0x00, "pshufb", int_x86_ssse3_pshuf_b,
|
|
|
|
MMX_PSHUF_ITINS>;
|
2010-09-09 01:02:39 +00:00
|
|
|
|
2010-10-02 21:32:15 +00:00
|
|
|
def MMX_PSHUFWri : MMXIi8<0x70, MRMSrcReg,
|
2010-10-03 19:09:13 +00:00
|
|
|
(outs VR64:$dst), (ins VR64:$src1, i8imm:$src2),
|
2010-10-02 21:32:15 +00:00
|
|
|
"pshufw\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[(set VR64:$dst,
|
2012-05-11 14:27:12 +00:00
|
|
|
(int_x86_sse_pshuf_w VR64:$src1, imm:$src2))],
|
2013-03-26 18:24:20 +00:00
|
|
|
IIC_MMX_PSHUF>, Sched<[WriteShuffle]>;
|
2010-10-02 21:32:15 +00:00
|
|
|
def MMX_PSHUFWmi : MMXIi8<0x70, MRMSrcMem,
|
2010-10-03 19:09:13 +00:00
|
|
|
(outs VR64:$dst), (ins i64mem:$src1, i8imm:$src2),
|
2010-10-02 21:32:15 +00:00
|
|
|
"pshufw\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[(set VR64:$dst,
|
2010-10-04 20:24:01 +00:00
|
|
|
(int_x86_sse_pshuf_w (load_mmx addr:$src1),
|
2012-05-11 14:27:12 +00:00
|
|
|
imm:$src2))],
|
2013-03-26 18:24:20 +00:00
|
|
|
IIC_MMX_PSHUF>, Sched<[WriteShuffleLd]>;
|
2010-10-02 21:32:15 +00:00
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2007-04-03 23:48:32 +00:00
|
|
|
// -- Conversion Instructions
|
2010-09-09 17:13:07 +00:00
|
|
|
defm MMX_CVTPS2PI : sse12_cvt_pint<0x2D, VR128, VR64, int_x86_sse_cvtps2pi,
|
|
|
|
f64mem, load, "cvtps2pi\t{$src, $dst|$dst, $src}",
|
2012-05-11 14:27:12 +00:00
|
|
|
MMX_CVT_PS_ITINS, SSEPackedSingle>, TB;
|
2010-09-09 17:13:07 +00:00
|
|
|
defm MMX_CVTPD2PI : sse12_cvt_pint<0x2D, VR128, VR64, int_x86_sse_cvtpd2pi,
|
|
|
|
f128mem, memop, "cvtpd2pi\t{$src, $dst|$dst, $src}",
|
2012-05-11 14:27:12 +00:00
|
|
|
MMX_CVT_PD_ITINS, SSEPackedDouble>, TB, OpSize;
|
2010-09-09 17:13:07 +00:00
|
|
|
defm MMX_CVTTPS2PI : sse12_cvt_pint<0x2C, VR128, VR64, int_x86_sse_cvttps2pi,
|
|
|
|
f64mem, load, "cvttps2pi\t{$src, $dst|$dst, $src}",
|
2012-05-11 14:27:12 +00:00
|
|
|
MMX_CVT_PS_ITINS, SSEPackedSingle>, TB;
|
2010-09-09 17:13:07 +00:00
|
|
|
defm MMX_CVTTPD2PI : sse12_cvt_pint<0x2C, VR128, VR64, int_x86_sse_cvttpd2pi,
|
|
|
|
f128mem, memop, "cvttpd2pi\t{$src, $dst|$dst, $src}",
|
2012-05-11 14:27:12 +00:00
|
|
|
MMX_CVT_PD_ITINS, SSEPackedDouble>, TB, OpSize;
|
2010-09-09 17:13:07 +00:00
|
|
|
defm MMX_CVTPI2PD : sse12_cvt_pint<0x2A, VR64, VR128, int_x86_sse_cvtpi2pd,
|
|
|
|
i64mem, load, "cvtpi2pd\t{$src, $dst|$dst, $src}",
|
2012-05-11 14:27:12 +00:00
|
|
|
MMX_CVT_PD_ITINS, SSEPackedDouble>, TB, OpSize;
|
2010-09-08 19:15:38 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
2010-09-09 17:13:07 +00:00
|
|
|
defm MMX_CVTPI2PS : sse12_cvt_pint_3addr<0x2A, VR64, VR128,
|
|
|
|
int_x86_sse_cvtpi2ps,
|
|
|
|
i64mem, load, "cvtpi2ps\t{$src2, $dst|$dst, $src2}",
|
2012-05-11 14:27:12 +00:00
|
|
|
SSEPackedSingle>, TB;
|
2010-09-08 19:15:38 +00:00
|
|
|
}
|
2006-04-11 06:57:30 +00:00
|
|
|
|
2007-04-03 23:48:32 +00:00
|
|
|
// Extract / Insert
|
2010-09-08 22:08:40 +00:00
|
|
|
def MMX_PEXTRWirri: MMXIi8<0xC5, MRMSrcReg,
|
2013-10-14 04:55:01 +00:00
|
|
|
(outs GR32orGR64:$dst), (ins VR64:$src1, i32i8imm:$src2),
|
|
|
|
"pextrw\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[(set GR32orGR64:$dst, (int_x86_mmx_pextr_w VR64:$src1,
|
|
|
|
(iPTR imm:$src2)))],
|
|
|
|
IIC_MMX_PEXTR>, Sched<[WriteShuffle]>;
|
2009-08-10 22:37:37 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
2010-09-08 22:08:40 +00:00
|
|
|
def MMX_PINSRWirri : MMXIi8<0xC4, MRMSrcReg,
|
|
|
|
(outs VR64:$dst),
|
2013-10-14 04:55:01 +00:00
|
|
|
(ins VR64:$src1, GR32orGR64:$src2, i32i8imm:$src3),
|
2010-09-08 22:08:40 +00:00
|
|
|
"pinsrw\t{$src3, $src2, $dst|$dst, $src2, $src3}",
|
|
|
|
[(set VR64:$dst, (int_x86_mmx_pinsr_w VR64:$src1,
|
2013-10-14 04:55:01 +00:00
|
|
|
GR32orGR64:$src2, (iPTR imm:$src3)))],
|
2013-03-26 18:24:20 +00:00
|
|
|
IIC_MMX_PINSRW>, Sched<[WriteShuffle]>;
|
2010-09-08 22:08:40 +00:00
|
|
|
|
|
|
|
def MMX_PINSRWirmi : MMXIi8<0xC4, MRMSrcMem,
|
|
|
|
(outs VR64:$dst),
|
|
|
|
(ins VR64:$src1, i16mem:$src2, i32i8imm:$src3),
|
|
|
|
"pinsrw\t{$src3, $src2, $dst|$dst, $src2, $src3}",
|
|
|
|
[(set VR64:$dst, (int_x86_mmx_pinsr_w VR64:$src1,
|
|
|
|
(i32 (anyext (loadi16 addr:$src2))),
|
2012-05-11 14:27:12 +00:00
|
|
|
(iPTR imm:$src3)))],
|
2013-03-26 18:24:20 +00:00
|
|
|
IIC_MMX_PINSRW>, Sched<[WriteShuffleLd, ReadAfterLd]>;
|
2007-04-03 23:48:32 +00:00
|
|
|
}
|
2006-04-11 06:57:30 +00:00
|
|
|
|
2010-09-30 23:57:10 +00:00
|
|
|
// Mask creation
|
2013-10-14 04:55:01 +00:00
|
|
|
def MMX_PMOVMSKBrr : MMXI<0xD7, MRMSrcReg, (outs GR32orGR64:$dst),
|
|
|
|
(ins VR64:$src),
|
2010-09-30 23:57:10 +00:00
|
|
|
"pmovmskb\t{$src, $dst|$dst, $src}",
|
2013-10-14 04:55:01 +00:00
|
|
|
[(set GR32orGR64:$dst,
|
2010-09-30 23:57:10 +00:00
|
|
|
(int_x86_mmx_pmovmskb VR64:$src))]>;
|
|
|
|
|
|
|
|
|
|
|
|
// Low word of XMM to MMX.
|
|
|
|
def MMX_X86movdq2q : SDNode<"X86ISD::MOVDQ2Q", SDTypeProfile<1, 1,
|
|
|
|
[SDTCisVT<0, x86mmx>, SDTCisVT<1, v2i64>]>>;
|
|
|
|
|
|
|
|
def : Pat<(x86mmx (MMX_X86movdq2q VR128:$src)),
|
|
|
|
(x86mmx (MMX_MOVDQ2Qrr VR128:$src))>;
|
|
|
|
|
|
|
|
def : Pat<(x86mmx (MMX_X86movdq2q (loadv2i64 addr:$src))),
|
|
|
|
(x86mmx (MMX_MOVQ64rm addr:$src))>;
|
2007-04-03 23:48:32 +00:00
|
|
|
|
|
|
|
// Misc.
|
2013-03-26 18:24:20 +00:00
|
|
|
let SchedRW = [WriteShuffle] in {
|
2007-09-11 19:55:27 +00:00
|
|
|
let Uses = [EDI] in
|
2013-10-09 02:18:34 +00:00
|
|
|
def MMX_MASKMOVQ : MMXI32<0xF7, MRMSrcReg, (outs), (ins VR64:$src, VR64:$mask),
|
|
|
|
"maskmovq\t{$mask, $src|$src, $mask}",
|
|
|
|
[(int_x86_mmx_maskmovq VR64:$src, VR64:$mask, EDI)],
|
|
|
|
IIC_MMX_MASKMOV>;
|
2008-08-23 15:53:19 +00:00
|
|
|
let Uses = [RDI] in
|
2009-06-23 19:52:59 +00:00
|
|
|
def MMX_MASKMOVQ64: MMXI64<0xF7, MRMSrcReg, (outs), (ins VR64:$src, VR64:$mask),
|
2008-08-23 15:53:19 +00:00
|
|
|
"maskmovq\t{$mask, $src|$src, $mask}",
|
2012-05-11 14:27:12 +00:00
|
|
|
[(int_x86_mmx_maskmovq VR64:$src, VR64:$mask, RDI)],
|
|
|
|
IIC_MMX_MASKMOV>;
|
2013-03-26 18:24:20 +00:00
|
|
|
}
|
2007-03-06 18:53:42 +00:00
|
|
|
|
2007-07-04 00:19:54 +00:00
|
|
|
// 64-bit bit convert.
|
Introduce 'UseSSEx' to force SSE legacy encoding
- Add 'UseSSEx' to force SSE legacy insn not being selected when AVX is
enabled.
As the penalty of inter-mixing SSE and AVX instructions, we need
prevent SSE legacy insn from being generated except explicitly
specified through some intrinsics. For patterns supported by both
SSE and AVX, so far, we force AVX insn will be tried first relying on
AddedComplexity or position in td file. It's error-prone and
introduces bugs accidentally.
'UseSSEx' is disabled when AVX is turned on. For SSE insns inherited
by AVX, we need this predicate to force VEX encoding or SSE legacy
encoding only.
For insns not inherited by AVX, we still use the previous predicates,
i.e. 'HasSSEx'. So far, these insns fall into the following
categories:
* SSE insns with MMX operands
* SSE insns with GPR/MEM operands only (xFENCE, PREFETCH, CLFLUSH,
CRC, and etc.)
* SSE4A insns.
* MMX insns.
* x87 insns added by SSE.
2 test cases are modified:
- test/CodeGen/X86/fast-isel-x86-64.ll
AVX code generation is different from SSE one. 'vcvtsi2sdq' cannot be
selected by fast-isel due to complicated pattern and fast-isel
fallback to materialize it from constant pool.
- test/CodeGen/X86/widen_load-1.ll
AVX code generation is different from SSE one after fixing SSE/AVX
inter-mixing. Exec-domain fixing prefers 'vmovapd' instead of
'vmovaps'.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162919 91177308-0d34-0410-b5e6-96231b3b80d8
2012-08-30 16:54:46 +00:00
|
|
|
let Predicates = [HasSSE2] in {
|
2010-09-30 23:57:10 +00:00
|
|
|
def : Pat<(x86mmx (bitconvert (i64 GR64:$src))),
|
2007-07-04 00:19:54 +00:00
|
|
|
(MMX_MOVD64to64rr GR64:$src)>;
|
2010-09-30 23:57:10 +00:00
|
|
|
def : Pat<(i64 (bitconvert (x86mmx VR64:$src))),
|
2008-04-15 23:55:07 +00:00
|
|
|
(MMX_MOVD64from64rr VR64:$src)>;
|
2010-09-30 23:57:10 +00:00
|
|
|
def : Pat<(f64 (bitconvert (x86mmx VR64:$src))),
|
2009-02-23 09:03:22 +00:00
|
|
|
(MMX_MOVQ2FR64rr VR64:$src)>;
|
2010-09-30 23:57:10 +00:00
|
|
|
def : Pat<(x86mmx (bitconvert (f64 FR64:$src))),
|
2010-04-23 19:03:32 +00:00
|
|
|
(MMX_MOVFR642Qrr FR64:$src)>;
|
Introduce 'UseSSEx' to force SSE legacy encoding
- Add 'UseSSEx' to force SSE legacy insn not being selected when AVX is
enabled.
As the penalty of inter-mixing SSE and AVX instructions, we need
prevent SSE legacy insn from being generated except explicitly
specified through some intrinsics. For patterns supported by both
SSE and AVX, so far, we force AVX insn will be tried first relying on
AddedComplexity or position in td file. It's error-prone and
introduces bugs accidentally.
'UseSSEx' is disabled when AVX is turned on. For SSE insns inherited
by AVX, we need this predicate to force VEX encoding or SSE legacy
encoding only.
For insns not inherited by AVX, we still use the previous predicates,
i.e. 'HasSSEx'. So far, these insns fall into the following
categories:
* SSE insns with MMX operands
* SSE insns with GPR/MEM operands only (xFENCE, PREFETCH, CLFLUSH,
CRC, and etc.)
* SSE4A insns.
* MMX insns.
* x87 insns added by SSE.
2 test cases are modified:
- test/CodeGen/X86/fast-isel-x86-64.ll
AVX code generation is different from SSE one. 'vcvtsi2sdq' cannot be
selected by fast-isel due to complicated pattern and fast-isel
fallback to materialize it from constant pool.
- test/CodeGen/X86/widen_load-1.ll
AVX code generation is different from SSE one after fixing SSE/AVX
inter-mixing. Exec-domain fixing prefers 'vmovapd' instead of
'vmovaps'.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162919 91177308-0d34-0410-b5e6-96231b3b80d8
2012-08-30 16:54:46 +00:00
|
|
|
}
|
2009-02-23 09:03:22 +00:00
|
|
|
|
2007-04-24 21:18:37 +00:00
|
|
|
|