llvm-6502/test/CodeGen/PowerPC/Frames-leaf.ll

38 lines
1.5 KiB
LLVM
Raw Normal View History

; RUN: llvm-as < %s | llc -march=ppc32 | \
; RUN: not grep {stw r31, 20(r1)}
; RUN: llvm-as < %s | llc -march=ppc32 | \
; RUN: not grep {stwu r1, -.*(r1)}
; RUN: llvm-as < %s | llc -march=ppc32 | \
; RUN: not grep {addi r1, r1, }
; RUN: llvm-as < %s | llc -march=ppc32 | \
; RUN: not grep {lwz r31, 20(r1)}
; RUN: llvm-as < %s | llc -march=ppc32 -disable-fp-elim | \
; RUN: not grep {stw r31, 20(r1)}
; RUN: llvm-as < %s | llc -march=ppc32 -disable-fp-elim | \
; RUN: not grep {stwu r1, -.*(r1)}
; RUN: llvm-as < %s | llc -march=ppc32 -disable-fp-elim | \
; RUN: not grep {addi r1, r1, }
; RUN: llvm-as < %s | llc -march=ppc32 -disable-fp-elim | \
; RUN: not grep {lwz r31, 20(r1)}
; RUN: llvm-as < %s | llc -march=ppc64 | \
; RUN: not grep {std r31, 40(r1)}
; RUN: llvm-as < %s | llc -march=ppc64 | \
; RUN: not grep {stdu r1, -.*(r1)}
; RUN: llvm-as < %s | llc -march=ppc64 | \
; RUN: not grep {addi r1, r1, }
; RUN: llvm-as < %s | llc -march=ppc64 | \
; RUN: not grep {ld r31, 40(r1)}
; RUN: llvm-as < %s | llc -march=ppc64 -disable-fp-elim | \
; RUN: not grep {stw r31, 40(r1)}
; RUN: llvm-as < %s | llc -march=ppc64 -disable-fp-elim | \
; RUN: not grep {stdu r1, -.*(r1)}
; RUN: llvm-as < %s | llc -march=ppc64 -disable-fp-elim | \
; RUN: not grep {addi r1, r1, }
; RUN: llvm-as < %s | llc -march=ppc64 -disable-fp-elim | \
; RUN: not grep {ld r31, 40(r1)}
define i32* @f1() {
%tmp = alloca i32, i32 2 ; <i32*> [#uses=1]
ret i32* %tmp
}