2009-01-15 22:18:12 +00:00
|
|
|
//=- llvm/CodeGen/ScheduleHazardRecognizer.h - Scheduling Support -*- C++ -*-=//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file implements the ScheduleHazardRecognizer class, which implements
|
|
|
|
// hazard-avoidance heuristics for scheduling.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#ifndef LLVM_CODEGEN_SCHEDULEHAZARDRECOGNIZER_H
|
|
|
|
#define LLVM_CODEGEN_SCHEDULEHAZARDRECOGNIZER_H
|
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
|
|
|
|
class SUnit;
|
|
|
|
|
|
|
|
/// HazardRecognizer - This determines whether or not an instruction can be
|
|
|
|
/// issued this cycle, and whether or not a noop needs to be inserted to handle
|
|
|
|
/// the hazard.
|
|
|
|
class ScheduleHazardRecognizer {
|
Various bits of framework needed for precise machine-level selection
DAG scheduling during isel. Most new functionality is currently
guarded by -enable-sched-cycles and -enable-sched-hazard.
Added InstrItineraryData::IssueWidth field, currently derived from
ARM itineraries, but could be initialized differently on other targets.
Added ScheduleHazardRecognizer::MaxLookAhead to indicate whether it is
active, and if so how many cycles of state it holds.
Added SchedulingPriorityQueue::HasReadyFilter to allowing gating entry
into the scheduler's available queue.
ScoreboardHazardRecognizer now accesses the ScheduleDAG in order to
get information about it's SUnits, provides RecedeCycle for bottom-up
scheduling, correctly computes scoreboard depth, tracks IssueCount, and
considers potential stall cycles when checking for hazards.
ScheduleDAGRRList now models machine cycles and hazards (under
flags). It tracks MinAvailableCycle, drives the hazard recognizer and
priority queue's ready filter, manages a new PendingQueue, properly
accounts for stall cycles, etc.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@122541 91177308-0d34-0410-b5e6-96231b3b80d8
2010-12-24 05:03:26 +00:00
|
|
|
protected:
|
|
|
|
/// MaxLookAhead - Indicate the number of cycles in the scoreboard
|
|
|
|
/// state. Important to restore the state after backtracking. Additionally,
|
|
|
|
/// MaxLookAhead=0 identifies a fake recognizer, allowing the client to
|
|
|
|
/// bypass virtual calls. Currently the PostRA scheduler ignores it.
|
|
|
|
unsigned MaxLookAhead;
|
|
|
|
|
2009-01-15 22:18:12 +00:00
|
|
|
public:
|
Various bits of framework needed for precise machine-level selection
DAG scheduling during isel. Most new functionality is currently
guarded by -enable-sched-cycles and -enable-sched-hazard.
Added InstrItineraryData::IssueWidth field, currently derived from
ARM itineraries, but could be initialized differently on other targets.
Added ScheduleHazardRecognizer::MaxLookAhead to indicate whether it is
active, and if so how many cycles of state it holds.
Added SchedulingPriorityQueue::HasReadyFilter to allowing gating entry
into the scheduler's available queue.
ScoreboardHazardRecognizer now accesses the ScheduleDAG in order to
get information about it's SUnits, provides RecedeCycle for bottom-up
scheduling, correctly computes scoreboard depth, tracks IssueCount, and
considers potential stall cycles when checking for hazards.
ScheduleDAGRRList now models machine cycles and hazards (under
flags). It tracks MinAvailableCycle, drives the hazard recognizer and
priority queue's ready filter, manages a new PendingQueue, properly
accounts for stall cycles, etc.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@122541 91177308-0d34-0410-b5e6-96231b3b80d8
2010-12-24 05:03:26 +00:00
|
|
|
ScheduleHazardRecognizer(): MaxLookAhead(0) {}
|
2009-01-15 22:18:12 +00:00
|
|
|
virtual ~ScheduleHazardRecognizer();
|
|
|
|
|
|
|
|
enum HazardType {
|
|
|
|
NoHazard, // This instruction can be emitted at this cycle.
|
|
|
|
Hazard, // This instruction can't be emitted at this cycle.
|
|
|
|
NoopHazard // This instruction can't be emitted, and needs noops.
|
|
|
|
};
|
|
|
|
|
Various bits of framework needed for precise machine-level selection
DAG scheduling during isel. Most new functionality is currently
guarded by -enable-sched-cycles and -enable-sched-hazard.
Added InstrItineraryData::IssueWidth field, currently derived from
ARM itineraries, but could be initialized differently on other targets.
Added ScheduleHazardRecognizer::MaxLookAhead to indicate whether it is
active, and if so how many cycles of state it holds.
Added SchedulingPriorityQueue::HasReadyFilter to allowing gating entry
into the scheduler's available queue.
ScoreboardHazardRecognizer now accesses the ScheduleDAG in order to
get information about it's SUnits, provides RecedeCycle for bottom-up
scheduling, correctly computes scoreboard depth, tracks IssueCount, and
considers potential stall cycles when checking for hazards.
ScheduleDAGRRList now models machine cycles and hazards (under
flags). It tracks MinAvailableCycle, drives the hazard recognizer and
priority queue's ready filter, manages a new PendingQueue, properly
accounts for stall cycles, etc.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@122541 91177308-0d34-0410-b5e6-96231b3b80d8
2010-12-24 05:03:26 +00:00
|
|
|
unsigned getMaxLookAhead() const { return MaxLookAhead; }
|
|
|
|
|
2011-01-21 05:51:33 +00:00
|
|
|
bool isEnabled() const { return MaxLookAhead != 0; }
|
|
|
|
|
Various bits of framework needed for precise machine-level selection
DAG scheduling during isel. Most new functionality is currently
guarded by -enable-sched-cycles and -enable-sched-hazard.
Added InstrItineraryData::IssueWidth field, currently derived from
ARM itineraries, but could be initialized differently on other targets.
Added ScheduleHazardRecognizer::MaxLookAhead to indicate whether it is
active, and if so how many cycles of state it holds.
Added SchedulingPriorityQueue::HasReadyFilter to allowing gating entry
into the scheduler's available queue.
ScoreboardHazardRecognizer now accesses the ScheduleDAG in order to
get information about it's SUnits, provides RecedeCycle for bottom-up
scheduling, correctly computes scoreboard depth, tracks IssueCount, and
considers potential stall cycles when checking for hazards.
ScheduleDAGRRList now models machine cycles and hazards (under
flags). It tracks MinAvailableCycle, drives the hazard recognizer and
priority queue's ready filter, manages a new PendingQueue, properly
accounts for stall cycles, etc.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@122541 91177308-0d34-0410-b5e6-96231b3b80d8
2010-12-24 05:03:26 +00:00
|
|
|
/// atIssueLimit - Return true if no more instructions may be issued in this
|
|
|
|
/// cycle.
|
|
|
|
virtual bool atIssueLimit() const { return false; }
|
|
|
|
|
2009-01-15 22:18:12 +00:00
|
|
|
/// getHazardType - Return the hazard type of emitting this node. There are
|
|
|
|
/// three possible results. Either:
|
|
|
|
/// * NoHazard: it is legal to issue this instruction on this cycle.
|
|
|
|
/// * Hazard: issuing this instruction would stall the machine. If some
|
|
|
|
/// other instruction is available, issue it first.
|
|
|
|
/// * NoopHazard: issuing this instruction would break the program. If
|
|
|
|
/// some other instruction can be issued, do so, otherwise issue a noop.
|
Various bits of framework needed for precise machine-level selection
DAG scheduling during isel. Most new functionality is currently
guarded by -enable-sched-cycles and -enable-sched-hazard.
Added InstrItineraryData::IssueWidth field, currently derived from
ARM itineraries, but could be initialized differently on other targets.
Added ScheduleHazardRecognizer::MaxLookAhead to indicate whether it is
active, and if so how many cycles of state it holds.
Added SchedulingPriorityQueue::HasReadyFilter to allowing gating entry
into the scheduler's available queue.
ScoreboardHazardRecognizer now accesses the ScheduleDAG in order to
get information about it's SUnits, provides RecedeCycle for bottom-up
scheduling, correctly computes scoreboard depth, tracks IssueCount, and
considers potential stall cycles when checking for hazards.
ScheduleDAGRRList now models machine cycles and hazards (under
flags). It tracks MinAvailableCycle, drives the hazard recognizer and
priority queue's ready filter, manages a new PendingQueue, properly
accounts for stall cycles, etc.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@122541 91177308-0d34-0410-b5e6-96231b3b80d8
2010-12-24 05:03:26 +00:00
|
|
|
virtual HazardType getHazardType(SUnit *m, int Stalls) {
|
2009-01-15 22:18:12 +00:00
|
|
|
return NoHazard;
|
|
|
|
}
|
|
|
|
|
2009-08-10 15:55:25 +00:00
|
|
|
/// Reset - This callback is invoked when a new block of
|
|
|
|
/// instructions is about to be schedule. The hazard state should be
|
|
|
|
/// set to an initialized state.
|
|
|
|
virtual void Reset() {}
|
|
|
|
|
2009-01-15 22:18:12 +00:00
|
|
|
/// EmitInstruction - This callback is invoked when an instruction is
|
|
|
|
/// emitted, to advance the hazard state.
|
|
|
|
virtual void EmitInstruction(SUnit *) {}
|
|
|
|
|
Various bits of framework needed for precise machine-level selection
DAG scheduling during isel. Most new functionality is currently
guarded by -enable-sched-cycles and -enable-sched-hazard.
Added InstrItineraryData::IssueWidth field, currently derived from
ARM itineraries, but could be initialized differently on other targets.
Added ScheduleHazardRecognizer::MaxLookAhead to indicate whether it is
active, and if so how many cycles of state it holds.
Added SchedulingPriorityQueue::HasReadyFilter to allowing gating entry
into the scheduler's available queue.
ScoreboardHazardRecognizer now accesses the ScheduleDAG in order to
get information about it's SUnits, provides RecedeCycle for bottom-up
scheduling, correctly computes scoreboard depth, tracks IssueCount, and
considers potential stall cycles when checking for hazards.
ScheduleDAGRRList now models machine cycles and hazards (under
flags). It tracks MinAvailableCycle, drives the hazard recognizer and
priority queue's ready filter, manages a new PendingQueue, properly
accounts for stall cycles, etc.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@122541 91177308-0d34-0410-b5e6-96231b3b80d8
2010-12-24 05:03:26 +00:00
|
|
|
/// AdvanceCycle - This callback is invoked whenever the next top-down
|
|
|
|
/// instruction to be scheduled cannot issue in the current cycle, either
|
|
|
|
/// because of latency or resource conflicts. This should increment the
|
2009-01-15 22:18:12 +00:00
|
|
|
/// internal state of the hazard recognizer so that previously "Hazard"
|
|
|
|
/// instructions will now not be hazards.
|
|
|
|
virtual void AdvanceCycle() {}
|
|
|
|
|
Various bits of framework needed for precise machine-level selection
DAG scheduling during isel. Most new functionality is currently
guarded by -enable-sched-cycles and -enable-sched-hazard.
Added InstrItineraryData::IssueWidth field, currently derived from
ARM itineraries, but could be initialized differently on other targets.
Added ScheduleHazardRecognizer::MaxLookAhead to indicate whether it is
active, and if so how many cycles of state it holds.
Added SchedulingPriorityQueue::HasReadyFilter to allowing gating entry
into the scheduler's available queue.
ScoreboardHazardRecognizer now accesses the ScheduleDAG in order to
get information about it's SUnits, provides RecedeCycle for bottom-up
scheduling, correctly computes scoreboard depth, tracks IssueCount, and
considers potential stall cycles when checking for hazards.
ScheduleDAGRRList now models machine cycles and hazards (under
flags). It tracks MinAvailableCycle, drives the hazard recognizer and
priority queue's ready filter, manages a new PendingQueue, properly
accounts for stall cycles, etc.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@122541 91177308-0d34-0410-b5e6-96231b3b80d8
2010-12-24 05:03:26 +00:00
|
|
|
/// RecedeCycle - This callback is invoked whenever the next bottom-up
|
|
|
|
/// instruction to be scheduled cannot issue in the current cycle, either
|
|
|
|
/// because of latency or resource conflicts.
|
|
|
|
virtual void RecedeCycle() {}
|
|
|
|
|
2009-01-15 22:18:12 +00:00
|
|
|
/// EmitNoop - This callback is invoked when a noop was added to the
|
|
|
|
/// instruction stream.
|
2009-01-16 01:33:36 +00:00
|
|
|
virtual void EmitNoop() {
|
|
|
|
// Default implementation: count it as a cycle.
|
|
|
|
AdvanceCycle();
|
|
|
|
}
|
2009-01-15 22:18:12 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
#endif
|