llvm-6502/test/CodeGen/PowerPC/ppc32-cyclecounter.ll

target datalayout = "E-m:e-p:32:32-i64:64-n32"
target triple = "powerpc"
; RUN: llc -mcpu=ppc < %s | FileCheck %s
; RUN: llc -mcpu=pwr7 < %s | FileCheck %s

define i64 @test1() nounwind {
entry:
  %r = call i64 @llvm.readcyclecounter()
  ret i64 %r
}

; CHECK: @test1
; CHECK: mfspr 3, 269
; CHECK: mfspr 4, 268
; CHECK: mfspr [[REG:[0-9]+]], 269
; CHECK: cmpw [[CR:[0-9]+]], 3, [[REG]]
; CHECK: bne [[CR]], .LBB

declare i64 @llvm.readcyclecounter()
[PowerPC] Implement readcyclecounter for PPC32 We've long supported readcyclecounter on PPC64, but it is easier there (the read of the 64-bit time-base register can be accomplished via a single instruction). This now provides an implementation for PPC32 as well. On PPC32, the time-base register is still 64 bits, but can only be read 32 bits at a time via two separate SPRs. The ISA manual explains how to do this properly (it involves re-reading the upper bits and looping if the counter has wrapped while being read). This requires PPC to implement a custom integer splitting legalization for the READCYCLECOUNTER node, turning it into a target-specific SDAG node, which then gets turned into a pseudo-instruction, which is then expanded to the necessary sequence (which has three SPR reads, the comparison and the branch). Thanks to Paul Hargrove for pointing out to me that this was still unimplemented. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@223161 91177308-0d34-0410-b5e6-96231b3b80d8 2014-12-02 22:01:00 +00:00			`target datalayout = "E-m:e-p:32:32-i64:64-n32"`
			`target triple = "powerpc"`
[PowerPC] Fix readcyclecounter to be custom expanded for all 32-bit targets We need to use the custom expansion of readcyclecounter on all 32-bit targets (even those with 64-bit registers). This should fix the ppc64 buildbot. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@223182 91177308-0d34-0410-b5e6-96231b3b80d8 2014-12-03 00:19:17 +00:00			`; RUN: llc -mcpu=ppc < %s \| FileCheck %s`
			`; RUN: llc -mcpu=pwr7 < %s \| FileCheck %s`
[PowerPC] Implement readcyclecounter for PPC32 We've long supported readcyclecounter on PPC64, but it is easier there (the read of the 64-bit time-base register can be accomplished via a single instruction). This now provides an implementation for PPC32 as well. On PPC32, the time-base register is still 64 bits, but can only be read 32 bits at a time via two separate SPRs. The ISA manual explains how to do this properly (it involves re-reading the upper bits and looping if the counter has wrapped while being read). This requires PPC to implement a custom integer splitting legalization for the READCYCLECOUNTER node, turning it into a target-specific SDAG node, which then gets turned into a pseudo-instruction, which is then expanded to the necessary sequence (which has three SPR reads, the comparison and the branch). Thanks to Paul Hargrove for pointing out to me that this was still unimplemented. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@223161 91177308-0d34-0410-b5e6-96231b3b80d8 2014-12-02 22:01:00 +00:00
			`define i64 @test1() nounwind {`
			`entry:`
			`%r = call i64 @llvm.readcyclecounter()`
			`ret i64 %r`
			`}`

			`; CHECK: @test1`
			`; CHECK: mfspr 3, 269`
			`; CHECK: mfspr 4, 268`
			`; CHECK: mfspr [[REG:[0-9]+]], 269`
			`; CHECK: cmpw [[CR:[0-9]+]], 3, [[REG]]`
			`; CHECK: bne [[CR]], .LBB`

			`declare i64 @llvm.readcyclecounter()`