Add a couple dag combines to transform mulhi/mullo into a wider multiply
when the wider type is legal. This allows us to compile:
define zeroext i16 @test1(i16 zeroext %x) nounwind {
entry:
%div = udiv i16 %x, 33
ret i16 %div
}
into:
test1: # @test1
movzwl 4(%esp), %eax
imull $63551, %eax, %eax # imm = 0xF83F
shrl $21, %eax
ret
instead of:
test1: # @test1
movw $-1985, %ax # imm = 0xFFFFFFFFFFFFF83F
mulw 4(%esp)
andl $65504, %edx # imm = 0xFFE0
movl %edx, %eax
shrl $5, %eax
ret
Implementing rdar://8760399 and example #4 from:
http://blog.regehr.org/archives/320
We should implement the same thing for [su]mul_hilo, but I don't
have immediate plans to do this.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@121696 91177308-0d34-0410-b5e6-96231b3b80d8
2010-12-13 08:39:01 +00:00
|
|
|
; RUN: llc < %s -mtriple=i686-pc-linux-gnu -asm-verbose=0 | FileCheck %s
|
2008-11-30 06:02:26 +00:00
|
|
|
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:32:32"
|
|
|
|
target triple = "i686-pc-linux-gnu"
|
|
|
|
|
Add a couple dag combines to transform mulhi/mullo into a wider multiply
when the wider type is legal. This allows us to compile:
define zeroext i16 @test1(i16 zeroext %x) nounwind {
entry:
%div = udiv i16 %x, 33
ret i16 %div
}
into:
test1: # @test1
movzwl 4(%esp), %eax
imull $63551, %eax, %eax # imm = 0xF83F
shrl $21, %eax
ret
instead of:
test1: # @test1
movw $-1985, %ax # imm = 0xFFFFFFFFFFFFF83F
mulw 4(%esp)
andl $65504, %edx # imm = 0xFFE0
movl %edx, %eax
shrl $5, %eax
ret
Implementing rdar://8760399 and example #4 from:
http://blog.regehr.org/archives/320
We should implement the same thing for [su]mul_hilo, but I don't
have immediate plans to do this.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@121696 91177308-0d34-0410-b5e6-96231b3b80d8
2010-12-13 08:39:01 +00:00
|
|
|
define zeroext i16 @test1(i16 zeroext %x) nounwind {
|
2008-11-30 06:02:26 +00:00
|
|
|
entry:
|
Add a couple dag combines to transform mulhi/mullo into a wider multiply
when the wider type is legal. This allows us to compile:
define zeroext i16 @test1(i16 zeroext %x) nounwind {
entry:
%div = udiv i16 %x, 33
ret i16 %div
}
into:
test1: # @test1
movzwl 4(%esp), %eax
imull $63551, %eax, %eax # imm = 0xF83F
shrl $21, %eax
ret
instead of:
test1: # @test1
movw $-1985, %ax # imm = 0xFFFFFFFFFFFFF83F
mulw 4(%esp)
andl $65504, %edx # imm = 0xFFE0
movl %edx, %eax
shrl $5, %eax
ret
Implementing rdar://8760399 and example #4 from:
http://blog.regehr.org/archives/320
We should implement the same thing for [su]mul_hilo, but I don't
have immediate plans to do this.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@121696 91177308-0d34-0410-b5e6-96231b3b80d8
2010-12-13 08:39:01 +00:00
|
|
|
%div = udiv i16 %x, 33
|
|
|
|
ret i16 %div
|
|
|
|
; CHECK: test1:
|
|
|
|
; CHECK: imull $63551, %eax, %eax
|
|
|
|
; CHECK-NEXT: shrl $21, %eax
|
|
|
|
; CHECK-NEXT: ret
|
|
|
|
}
|
|
|
|
|
|
|
|
define zeroext i16 @test2(i8 signext %x, i16 zeroext %c) nounwind readnone ssp noredzone {
|
|
|
|
entry:
|
|
|
|
%div = udiv i16 %c, 3
|
|
|
|
ret i16 %div
|
|
|
|
|
|
|
|
; CHECK: test2:
|
|
|
|
; CHECK: imull $43691, %eax, %eax
|
|
|
|
; CHECK-NEXT: shrl $17, %eax
|
|
|
|
; CHECK-NEXT: ret
|
|
|
|
}
|
|
|
|
|
|
|
|
define zeroext i8 @test3(i8 zeroext %x, i8 zeroext %c) nounwind readnone ssp noredzone {
|
|
|
|
entry:
|
|
|
|
%div = udiv i8 %c, 3
|
|
|
|
ret i8 %div
|
|
|
|
|
|
|
|
; CHECK: test3:
|
2010-12-21 21:22:27 +00:00
|
|
|
; CHECK: imull $171, %eax, %eax
|
|
|
|
; CHECK-NEXT: shrb %ah
|
|
|
|
; CHECK-NEXT: movzbl %ah, %eax
|
Add a couple dag combines to transform mulhi/mullo into a wider multiply
when the wider type is legal. This allows us to compile:
define zeroext i16 @test1(i16 zeroext %x) nounwind {
entry:
%div = udiv i16 %x, 33
ret i16 %div
}
into:
test1: # @test1
movzwl 4(%esp), %eax
imull $63551, %eax, %eax # imm = 0xF83F
shrl $21, %eax
ret
instead of:
test1: # @test1
movw $-1985, %ax # imm = 0xFFFFFFFFFFFFF83F
mulw 4(%esp)
andl $65504, %edx # imm = 0xFFE0
movl %edx, %eax
shrl $5, %eax
ret
Implementing rdar://8760399 and example #4 from:
http://blog.regehr.org/archives/320
We should implement the same thing for [su]mul_hilo, but I don't
have immediate plans to do this.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@121696 91177308-0d34-0410-b5e6-96231b3b80d8
2010-12-13 08:39:01 +00:00
|
|
|
; CHECK-NEXT: ret
|
|
|
|
}
|
|
|
|
|
|
|
|
define signext i16 @test4(i16 signext %x) nounwind {
|
|
|
|
entry:
|
|
|
|
%div = sdiv i16 %x, 33 ; <i32> [#uses=1]
|
2008-11-30 06:02:26 +00:00
|
|
|
ret i16 %div
|
2010-12-15 05:58:59 +00:00
|
|
|
; CHECK: test4:
|
2010-12-15 06:04:19 +00:00
|
|
|
; CHECK: imull $-1985, %ecx, %ecx
|
2008-11-30 06:02:26 +00:00
|
|
|
}
|
2010-12-15 05:58:59 +00:00
|
|
|
|
|
|
|
define i32 @test5(i32 %A) nounwind {
|
|
|
|
%tmp1 = udiv i32 %A, 1577682821 ; <i32> [#uses=1]
|
|
|
|
ret i32 %tmp1
|
|
|
|
; CHECK: test5:
|
|
|
|
; CHECK: movl $365384439, %eax
|
|
|
|
; CHECK: mull 4(%esp)
|
|
|
|
}
|
|
|
|
|