6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-17 03:30:28 +00:00
Code Issues Projects Releases Wiki Activity
8f01b96d93
llvm-6502/test/Transforms/IndVarSimplify/pr18223.ll

31 lines
723 B
LLVM
Raw Normal View History

ScalarEvolution: Fix handling of AddRecs in isKnownPredicate ScalarEvolution::isKnownPredicate() can wrongly reduce a comparison when both the LHS and RHS are SCEVAddRecExprs. This checks that both LHS and RHS are guarded in the case when both are SCEVAddRecExprs. The test case is against indvars because I could not find a way to directly test SCEV. Patch by Sanjay Patel! git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209487 91177308-0d34-0410-b5e6-96231b3b80d8
2014-05-23 00:06:56 +00:00
; RUN: opt -indvars -S < %s | FileCheck %s
; indvars should transform the phi node pair from the for-loop
; CHECK-LABEL: @main(
; CHECK: ret = phi i32 [ 0, %entry ], [ 0, {{.*}} ]
@c = common global i32 0, align 4
define i32 @main() #0 {
entry:
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction Essentially the same as the GEP change in r230786. A similar migration script can be used to update test cases, though a few more test case improvements/changes were required this time around: (r229269-r229278) import fileinput import sys import re pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)") for line in sys.stdin: sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line)) Reviewers: rafael, dexonsmith, grosser Differential Revision: http://reviews.llvm.org/D7649 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
2015-02-27 21:17:42 +00:00
%0 = load i32, i32* @c, align 4
ScalarEvolution: Fix handling of AddRecs in isKnownPredicate ScalarEvolution::isKnownPredicate() can wrongly reduce a comparison when both the LHS and RHS are SCEVAddRecExprs. This checks that both LHS and RHS are guarded in the case when both are SCEVAddRecExprs. The test case is against indvars because I could not find a way to directly test SCEV. Patch by Sanjay Patel! git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209487 91177308-0d34-0410-b5e6-96231b3b80d8
2014-05-23 00:06:56 +00:00
%tobool = icmp eq i32 %0, 0
br i1 %tobool, label %for.body, label %exit
for.body:
%inc2 = phi i32 [ 0, %entry ], [ %inc, %for.inc ]
%sub = add i32 %inc2, -1
%cmp1 = icmp uge i32 %sub, %inc2
%conv = zext i1 %cmp1 to i32
br label %for.inc
for.inc:
%inc = add nsw i32 %inc2, 1
%cmp = icmp slt i32 %inc, 5
br i1 %cmp, label %for.body, label %exit
exit:
%ret = phi i32 [ 0, %entry ], [ %conv, %for.inc ]
ret i32 %ret
}
Reference in New Issue Copy Permalink