mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-24 06:30:19 +00:00
64 lines
2.5 KiB
C
64 lines
2.5 KiB
C
|
//===- MipsInstrInfo.h - Mips Instruction Information -----------*- C++ -*-===//
|
||
|
|
//
|
||
|
|
// The LLVM Compiler Infrastructure
|
||
|
|
//
|
||
|
|
// This file was developed by Bruno Cardoso Lopes and is distributed under the
|
||
|
|
// University of Illinois Open Source License. See LICENSE.TXT for details.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
//
|
||
|
|
// This file contains the Mips implementation of the TargetInstrInfo class.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
|
||
|
|
#ifndef MIPSINSTRUCTIONINFO_H
|
||
|
|
#define MIPSINSTRUCTIONINFO_H
|
||
|
|
|
||
|
|
#include "Mips.h"
|
||
|
|
#include "llvm/Target/TargetInstrInfo.h"
|
||
|
|
#include "MipsRegisterInfo.h"
|
||
|
|
|
||
|
|
namespace llvm {
|
||
|
|
|
||
|
|
class MipsInstrInfo : public TargetInstrInfo
|
||
|
|
{
|
||
|
|
MipsTargetMachine &TM;
|
||
|
|
const MipsRegisterInfo RI;
|
||
|
|
public:
|
||
|
|
MipsInstrInfo(MipsTargetMachine &TM);
|
||
|
|
|
||
|
|
/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
|
||
|
|
/// such, whenever a client has an instance of instruction info, it should
|
||
|
|
/// always be able to get register info as well (through this method).
|
||
|
|
///
|
||
|
|
virtual const MRegisterInfo &getRegisterInfo() const { return RI; }
|
||
|
|
|
||
|
|
/// Return true if the instruction is a register to register move and
|
||
|
|
/// leave the source and dest operands in the passed parameters.
|
||
|
|
///
|
||
|
|
virtual bool isMoveInstr(const MachineInstr &MI,
|
||
|
|
unsigned &SrcReg, unsigned &DstReg) const;
|
||
|
|
|
||
|
|
/// isLoadFromStackSlot - If the specified machine instruction is a direct
|
||
|
|
/// load from a stack slot, return the virtual or physical register number of
|
||
|
|
/// the destination along with the FrameIndex of the loaded stack slot. If
|
||
|
|
/// not, return 0. This predicate must return 0 if the instruction has
|
||
|
|
/// any side effects other than loading from the stack slot.
|
||
|
|
virtual unsigned isLoadFromStackSlot(MachineInstr *MI, int &FrameIndex) const;
|
||
|
|
|
||
|
|
/// isStoreToStackSlot - If the specified machine instruction is a direct
|
||
|
|
/// store to a stack slot, return the virtual or physical register number of
|
||
|
|
/// the source reg along with the FrameIndex of the loaded stack slot. If
|
||
|
|
/// not, return 0. This predicate must return 0 if the instruction has
|
||
|
|
/// any side effects other than storing to the stack slot.
|
||
|
|
virtual unsigned isStoreToStackSlot(MachineInstr *MI, int &FrameIndex) const;
|
||
|
|
|
||
|
|
virtual unsigned InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
|
||
|
|
MachineBasicBlock *FBB,
|
||
|
|
const std::vector<MachineOperand> &Cond) const;
|
||
|
|
};
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
#endif
|