2013-10-10 17:11:46 +00:00
|
|
|
; RUN: llc -march=r600 -mcpu=SI -verify-machineinstrs< %s | FileCheck -check-prefix=SI %s
|
2013-09-05 19:41:10 +00:00
|
|
|
; RUN: llc -march=r600 -mcpu=cypress < %s | FileCheck -check-prefix=EG %s
|
|
|
|
|
|
|
|
define void @trunc_i64_to_i32_store(i32 addrspace(1)* %out, i64 %in) {
|
|
|
|
; SI-LABEL: @trunc_i64_to_i32_store
|
2014-09-06 20:37:56 +00:00
|
|
|
; SI: S_LOAD_DWORD [[SLOAD:s[0-9]+]], s[0:1], 0xb
|
|
|
|
; SI: V_MOV_B32_e32 [[VLOAD:v[0-9]+]], [[SLOAD]]
|
|
|
|
; SI: BUFFER_STORE_DWORD [[VLOAD]]
|
2013-09-05 19:41:10 +00:00
|
|
|
|
|
|
|
; EG-LABEL: @trunc_i64_to_i32_store
|
|
|
|
; EG: MEM_RAT_CACHELESS STORE_RAW T0.X, T1.X, 1
|
|
|
|
; EG: LSHR
|
|
|
|
; EG-NEXT: 2(
|
|
|
|
|
|
|
|
%result = trunc i64 %in to i32 store i32 %result, i32 addrspace(1)* %out, align 4
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
2014-03-24 19:43:31 +00:00
|
|
|
; SI-LABEL: @trunc_load_shl_i64:
|
|
|
|
; SI-DAG: S_LOAD_DWORDX2
|
|
|
|
; SI-DAG: S_LOAD_DWORD [[SREG:s[0-9]+]],
|
|
|
|
; SI: S_LSHL_B32 [[SHL:s[0-9]+]], [[SREG]], 2
|
|
|
|
; SI: V_MOV_B32_e32 [[VSHL:v[0-9]+]], [[SHL]]
|
|
|
|
; SI: BUFFER_STORE_DWORD [[VSHL]],
|
|
|
|
define void @trunc_load_shl_i64(i32 addrspace(1)* %out, i64 %a) {
|
|
|
|
%b = shl i64 %a, 2
|
|
|
|
%result = trunc i64 %b to i32
|
|
|
|
store i32 %result, i32 addrspace(1)* %out, align 4
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
2013-10-10 18:04:16 +00:00
|
|
|
; SI-LABEL: @trunc_shl_i64:
|
2014-08-06 00:29:43 +00:00
|
|
|
; SI: S_LOAD_DWORDX2 s{{\[}}[[LO_SREG:[0-9]+]]:{{[0-9]+\]}}, s{{\[[0-9]+:[0-9]+\]}}, 0xd
|
2014-09-11 17:34:19 +00:00
|
|
|
; SI: S_LSHL_B64 s{{\[}}[[LO_SHL:[0-9]+]]:{{[0-9]+\]}}, s{{\[}}[[LO_SREG]]:{{[0-9]+\]}}, 2
|
|
|
|
; SI: S_ADD_U32 s[[LO_SREG2:[0-9]+]], s[[LO_SHL]],
|
2014-08-06 00:29:43 +00:00
|
|
|
; SI: S_ADDC_U32
|
2014-09-11 17:34:19 +00:00
|
|
|
; SI: V_MOV_B32_e32 v[[LO_VREG:[0-9]+]], s[[LO_SREG2]]
|
2013-11-12 02:35:51 +00:00
|
|
|
; SI: BUFFER_STORE_DWORD v[[LO_VREG]],
|
2014-03-27 17:23:31 +00:00
|
|
|
define void @trunc_shl_i64(i64 addrspace(1)* %out2, i32 addrspace(1)* %out, i64 %a) {
|
2014-03-24 19:43:31 +00:00
|
|
|
%aa = add i64 %a, 234 ; Prevent shrinking store.
|
|
|
|
%b = shl i64 %aa, 2
|
2013-10-10 18:04:16 +00:00
|
|
|
%result = trunc i64 %b to i32
|
|
|
|
store i32 %result, i32 addrspace(1)* %out, align 4
|
2014-03-27 17:23:31 +00:00
|
|
|
store i64 %b, i64 addrspace(1)* %out2, align 8 ; Prevent reducing ops to 32-bits
|
2013-10-10 18:04:16 +00:00
|
|
|
ret void
|
|
|
|
}
|
2014-01-28 03:01:16 +00:00
|
|
|
|
|
|
|
; SI-LABEL: @trunc_i32_to_i1:
|
2014-09-15 17:15:02 +00:00
|
|
|
; SI: V_AND_B32_e32 v{{[0-9]+}}, 1, v{{[0-9]+}}
|
2014-01-28 03:01:16 +00:00
|
|
|
; SI: V_CMP_EQ_I32
|
2014-09-15 17:15:02 +00:00
|
|
|
define void @trunc_i32_to_i1(i32 addrspace(1)* %out, i32 addrspace(1)* %ptr) {
|
|
|
|
%a = load i32 addrspace(1)* %ptr, align 4
|
|
|
|
%trunc = trunc i32 %a to i1
|
|
|
|
%result = select i1 %trunc, i32 1, i32 0
|
|
|
|
store i32 %result, i32 addrspace(1)* %out, align 4
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
|
|
|
; SI-LABEL: @sgpr_trunc_i32_to_i1:
|
|
|
|
; SI: V_AND_B32_e64 v{{[0-9]+}}, 1, s{{[0-9]+}}
|
|
|
|
; SI: V_CMP_EQ_I32
|
|
|
|
define void @sgpr_trunc_i32_to_i1(i32 addrspace(1)* %out, i32 %a) {
|
2014-01-28 03:01:16 +00:00
|
|
|
%trunc = trunc i32 %a to i1
|
|
|
|
%result = select i1 %trunc, i32 1, i32 0
|
|
|
|
store i32 %result, i32 addrspace(1)* %out, align 4
|
|
|
|
ret void
|
|
|
|
}
|