2006-01-14 03:14:10 +00:00
|
|
|
; bswap should be constant folded when it is passed a constant argument
|
|
|
|
|
2011-10-13 14:27:54 +00:00
|
|
|
; RUN: llc < %s -march=x86 -mcpu=i686 | FileCheck %s
|
2006-01-14 03:14:10 +00:00
|
|
|
|
2008-02-21 07:42:26 +00:00
|
|
|
declare i16 @llvm.bswap.i16(i16)
|
2006-01-14 03:14:10 +00:00
|
|
|
|
2008-02-21 07:42:26 +00:00
|
|
|
declare i32 @llvm.bswap.i32(i32)
|
|
|
|
|
|
|
|
declare i64 @llvm.bswap.i64(i64)
|
|
|
|
|
|
|
|
define i16 @W(i16 %A) {
|
2011-06-21 06:01:08 +00:00
|
|
|
; CHECK: W:
|
|
|
|
; CHECK: rolw $8, %ax
|
2008-02-21 07:42:26 +00:00
|
|
|
%Z = call i16 @llvm.bswap.i16( i16 %A ) ; <i16> [#uses=1]
|
|
|
|
ret i16 %Z
|
2006-01-14 03:14:10 +00:00
|
|
|
}
|
|
|
|
|
2008-02-21 07:42:26 +00:00
|
|
|
define i32 @X(i32 %A) {
|
2011-06-21 06:01:08 +00:00
|
|
|
; CHECK: X:
|
|
|
|
; CHECK: bswapl %eax
|
2008-02-21 07:42:26 +00:00
|
|
|
%Z = call i32 @llvm.bswap.i32( i32 %A ) ; <i32> [#uses=1]
|
|
|
|
ret i32 %Z
|
2006-01-14 03:14:10 +00:00
|
|
|
}
|
|
|
|
|
2008-02-21 07:42:26 +00:00
|
|
|
define i64 @Y(i64 %A) {
|
2011-06-21 06:01:08 +00:00
|
|
|
; CHECK: Y:
|
|
|
|
; CHECK: bswapl %eax
|
|
|
|
; CHECK: bswapl %edx
|
2008-02-21 07:42:26 +00:00
|
|
|
%Z = call i64 @llvm.bswap.i64( i64 %A ) ; <i64> [#uses=1]
|
|
|
|
ret i64 %Z
|
2006-01-14 03:14:10 +00:00
|
|
|
}
|
2008-02-21 07:42:26 +00:00
|
|
|
|
2011-06-21 06:01:08 +00:00
|
|
|
; rdar://9164521
|
|
|
|
define i32 @test1(i32 %a) nounwind readnone {
|
|
|
|
entry:
|
|
|
|
; CHECK: test1
|
|
|
|
; CHECK: bswapl %eax
|
|
|
|
; CHECK: shrl $16, %eax
|
|
|
|
%and = lshr i32 %a, 8
|
|
|
|
%shr3 = and i32 %and, 255
|
|
|
|
%and2 = shl i32 %a, 8
|
|
|
|
%shl = and i32 %and2, 65280
|
|
|
|
%or = or i32 %shr3, %shl
|
|
|
|
ret i32 %or
|
|
|
|
}
|
|
|
|
|
|
|
|
define i32 @test2(i32 %a) nounwind readnone {
|
|
|
|
entry:
|
|
|
|
; CHECK: test2
|
|
|
|
; CHECK: bswapl %eax
|
|
|
|
; CHECK: sarl $16, %eax
|
|
|
|
%and = lshr i32 %a, 8
|
|
|
|
%shr4 = and i32 %and, 255
|
|
|
|
%and2 = shl i32 %a, 8
|
|
|
|
%or = or i32 %shr4, %and2
|
|
|
|
%sext = shl i32 %or, 16
|
|
|
|
%conv3 = ashr exact i32 %sext, 16
|
|
|
|
ret i32 %conv3
|
|
|
|
}
|