6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-11-02 07:11:49 +00:00
Code Issues Projects Releases Wiki Activity
bdcc4ec129
llvm-6502/test/MC/ARM/mode-switch.s

27 lines
785 B
ArmAsm
Raw Normal View History

Add support for ARM / Thumb mode switching with .code 16 and .code 32. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134760 91177308-0d34-0410-b5e6-96231b3b80d8
2011-07-08 22:36:29 +00:00
@ Test ARM / Thumb mode switching with .code
Tidy up formatting. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@137747 91177308-0d34-0410-b5e6-96231b3b80d8
2011-08-16 20:55:41 +00:00
@ RUN: llvm-mc -triple armv7-unknown-unknown -show-encoding < %s | FileCheck %s
@ RUN: llvm-mc -triple thumbv7-unknown-unknown -show-encoding <%s | FileCheck %s
Add support for ARM / Thumb mode switching with .code 16 and .code 32. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134760 91177308-0d34-0410-b5e6-96231b3b80d8
2011-07-08 22:36:29 +00:00
.code 16
add.w r0, r0, r1
Tweak ADDrr fix. Bad check for explicit .w git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@145863 91177308-0d34-0410-b5e6-96231b3b80d8
2011-12-05 22:27:04 +00:00
@ CHECK: add.w r0, r0, r1 @ encoding: [0x00,0xeb,0x01,0x00]
Add support for ARM / Thumb mode switching with .code 16 and .code 32. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134760 91177308-0d34-0410-b5e6-96231b3b80d8
2011-07-08 22:36:29 +00:00
.code 32
add r0, r0, r1
Tidy up formatting. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@137747 91177308-0d34-0410-b5e6-96231b3b80d8
2011-08-16 20:55:41 +00:00
@ CHECK: add r0, r0, r1 @ encoding: [0x01,0x00,0x80,0xe0]
Add support for ARM / Thumb mode switching with .code 16 and .code 32. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134760 91177308-0d34-0410-b5e6-96231b3b80d8
2011-07-08 22:36:29 +00:00
.code 16
ARM thumb assembly parsing for arithmetic flag setting instructions. Thumb one requires that many arithmetic instruction forms have an 'S' suffix. For Thumb2, the whether the suffix is required or precluded depends on whether the instruction is in an IT block. Use target parser predicates to check for these sorts of context-sensitive constraints. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@137746 91177308-0d34-0410-b5e6-96231b3b80d8
2011-08-16 20:45:50 +00:00
adds r0, r0, r1
Tidy up formatting. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@137747 91177308-0d34-0410-b5e6-96231b3b80d8
2011-08-16 20:55:41 +00:00
@ CHECK: adds r0, r0, r1 @ encoding: [0x40,0x18]
ARM support the .arm and .thumb directives for assembly mode switching. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@146042 91177308-0d34-0410-b5e6-96231b3b80d8
2011-12-07 18:04:19 +00:00
.arm
add r0, r0, r1
@ CHECK: add r0, r0, r1 @ encoding: [0x01,0x00,0x80,0xe0]
.thumb
add.w r0, r0, r1
adds r0, r0, r1
@ CHECK: add.w r0, r0, r1 @ encoding: [0x00,0xeb,0x01,0x00]
@ CHECK: adds r0, r0, r1 @ encoding: [0x40,0x18]
Reference in New Issue Copy Permalink