llvm-6502/test/CodeGen/Thumb2/thumb2-clz.ll

; RUN: llc < %s -march=thumb -mattr=+thumb2,+v7 | FileCheck %s

define i32 @f1(i32 %a) {
; CHECK: f1:
; CHECK: clz r
    %tmp = tail call i32 @llvm.ctlz.i32(i32 %a, i1 true)
    ret i32 %tmp
}

declare i32 @llvm.ctlz.i32(i32, i1) nounwind readnone
Change some ARM subtarget features to be single bit yes/no in order to sink them down to MC layer. Also fix tests. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134590 91177308-0d34-0410-b5e6-96231b3b80d8 2011-07-07 03:55:05 +00:00			`; RUN: llc < %s -march=thumb -mattr=+thumb2,+v7 \| FileCheck %s`
Thumb-2 has CLZ. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@74322 91177308-0d34-0410-b5e6-96231b3b80d8 2009-06-26 20:47:43 +00:00
			`define i32 @f1(i32 %a) {`
Fix Thumb2 failures by converting them to FileCheck. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@85210 91177308-0d34-0410-b5e6-96231b3b80d8 2009-10-27 06:31:02 +00:00			`; CHECK: f1:`
			`; CHECK: clz r`
Manually upgrade the test suite to specify the flag to cttz and ctlz. I followed three heuristics for deciding whether to set 'true' or 'false': - Everything target independent got 'true' as that is the expected common output of the GCC builtins. - If the target arch only has one way of implementing this operation, set the flag in the way that exercises the most of codegen. For most architectures this is also the likely path from a GCC builtin, with 'true' being set. It will (eventually) require lowering away that difference, and then lowering to the architecture's operation. - Otherwise, set the flag differently dependending on which target operation should be tested. Let me know if anyone has any issue with this pattern or would like specific tests of another form. This should allow the x86 codegen to just iteratively improve as I teach the backend how to differentiate between the two forms, and everything else should remain exactly the same. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@146370 91177308-0d34-0410-b5e6-96231b3b80d8 2011-12-12 11:59:10 +00:00			`%tmp = tail call i32 @llvm.ctlz.i32(i32 %a, i1 true)`
Thumb-2 has CLZ. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@74322 91177308-0d34-0410-b5e6-96231b3b80d8 2009-06-26 20:47:43 +00:00			`ret i32 %tmp`
			`}`

Manually upgrade the test suite to specify the flag to cttz and ctlz. I followed three heuristics for deciding whether to set 'true' or 'false': - Everything target independent got 'true' as that is the expected common output of the GCC builtins. - If the target arch only has one way of implementing this operation, set the flag in the way that exercises the most of codegen. For most architectures this is also the likely path from a GCC builtin, with 'true' being set. It will (eventually) require lowering away that difference, and then lowering to the architecture's operation. - Otherwise, set the flag differently dependending on which target operation should be tested. Let me know if anyone has any issue with this pattern or would like specific tests of another form. This should allow the x86 codegen to just iteratively improve as I teach the backend how to differentiate between the two forms, and everything else should remain exactly the same. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@146370 91177308-0d34-0410-b5e6-96231b3b80d8 2011-12-12 11:59:10 +00:00			`declare i32 @llvm.ctlz.i32(i32, i1) nounwind readnone`