2011-07-01 21:01:15 +00:00
|
|
|
//===-- TargetSubtargetInfo.cpp - General Target Information ---------------==//
|
2005-07-12 01:41:54 +00:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
2007-12-29 20:36:04 +00:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
2005-07-12 01:41:54 +00:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file describes the general parts of a Subtarget.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2013-09-26 05:53:35 +00:00
|
|
|
#include "llvm/Support/CommandLine.h"
|
2009-11-10 00:48:55 +00:00
|
|
|
#include "llvm/ADT/SmallVector.h"
|
2014-01-07 11:48:04 +00:00
|
|
|
#include "llvm/Target/TargetSubtargetInfo.h"
|
2005-07-12 01:41:54 +00:00
|
|
|
using namespace llvm;
|
|
|
|
|
|
|
|
//---------------------------------------------------------------------------
|
2011-07-01 21:01:15 +00:00
|
|
|
// TargetSubtargetInfo Class
|
2005-07-12 01:41:54 +00:00
|
|
|
//
|
2011-07-01 21:01:15 +00:00
|
|
|
TargetSubtargetInfo::TargetSubtargetInfo() {}
|
2005-07-12 01:41:54 +00:00
|
|
|
|
2011-07-01 21:01:15 +00:00
|
|
|
TargetSubtargetInfo::~TargetSubtargetInfo() {}
|
2009-11-10 00:48:55 +00:00
|
|
|
|
2013-09-26 05:53:35 +00:00
|
|
|
// Temporary option to compare overall performance change when moving from the
|
2014-05-06 22:18:43 +00:00
|
|
|
// SD scheduler to the MachineScheduler pass pipeline. This is convenient for
|
|
|
|
// benchmarking during the transition from SD to MI scheduling. Once armv7 makes
|
|
|
|
// the switch, it should go away. The normal way to enable/disable the
|
|
|
|
// MachineScheduling pass itself is by using -enable-misched. For targets that
|
|
|
|
// already use MI sched (via MySubTarget::enableMachineScheduler())
|
|
|
|
// -misched-bench=false negates the subtarget hook.
|
2013-09-26 05:53:35 +00:00
|
|
|
static cl::opt<bool> BenchMachineSched("misched-bench", cl::Hidden,
|
|
|
|
cl::desc("Migrate from the target's default SD scheduler to MI scheduler"));
|
|
|
|
|
|
|
|
bool TargetSubtargetInfo::useMachineScheduler() const {
|
|
|
|
if (BenchMachineSched.getNumOccurrences())
|
|
|
|
return BenchMachineSched;
|
|
|
|
return enableMachineScheduler();
|
|
|
|
}
|
|
|
|
|
2014-08-21 21:50:01 +00:00
|
|
|
bool TargetSubtargetInfo::enableAtomicExpand() const {
|
2014-06-19 21:03:04 +00:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2012-11-13 08:47:29 +00:00
|
|
|
bool TargetSubtargetInfo::enableMachineScheduler() const {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2014-07-02 18:32:04 +00:00
|
|
|
bool TargetSubtargetInfo::enableRALocalReassignment(
|
|
|
|
CodeGenOpt::Level OptLevel) const {
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2014-06-04 07:06:27 +00:00
|
|
|
bool TargetSubtargetInfo::enablePostMachineScheduler() const {
|
2014-09-02 17:43:54 +00:00
|
|
|
return getSchedModel().PostRAScheduler;
|
2009-11-10 00:48:55 +00:00
|
|
|
}
|
|
|
|
|
2013-08-29 03:25:05 +00:00
|
|
|
bool TargetSubtargetInfo::useAA() const {
|
|
|
|
return false;
|
|
|
|
}
|