mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-25 03:30:37 +00:00
54 lines
1.5 KiB
C
54 lines
1.5 KiB
C
|
//===-- ARMHazardRecognizer.h - ARM Hazard Recognizers ----------*- C++ -*-===//
|
||
|
|
//
|
||
|
|
// The LLVM Compiler Infrastructure
|
||
|
|
//
|
||
|
|
// This file is distributed under the University of Illinois Open Source
|
||
|
|
// License. See LICENSE.TXT for details.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
//
|
||
|
|
// This file defines hazard recognizers for scheduling ARM functions.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
|
||
|
|
#ifndef ARMHAZARDRECOGNIZER_H
|
||
|
|
#define ARMHAZARDRECOGNIZER_H
|
||
|
|
|
||
|
|
#include "llvm/CodeGen/PostRAHazardRecognizer.h"
|
||
|
|
|
||
|
|
namespace llvm {
|
||
|
|
|
||
|
|
class ARMBaseInstrInfo;
|
||
|
|
class ARMBaseRegisterInfo;
|
||
|
|
class ARMSubtarget;
|
||
|
|
class MachineInstr;
|
||
|
|
|
||
|
|
class ARMHazardRecognizer : public PostRAHazardRecognizer {
|
||
|
|
const ARMBaseInstrInfo &TII;
|
||
|
|
const ARMBaseRegisterInfo &TRI;
|
||
|
|
const ARMSubtarget &STI;
|
||
|
|
|
||
|
|
MachineInstr *LastMI;
|
||
|
|
unsigned Stalls;
|
||
|
|
unsigned ITBlockSize; // No. of MIs in current IT block yet to be scheduled.
|
||
|
|
MachineInstr *ITBlockMIs[4];
|
||
|
|
|
||
|
|
public:
|
||
|
|
ARMHazardRecognizer(const InstrItineraryData *ItinData,
|
||
|
|
const ARMBaseInstrInfo &tii,
|
||
|
|
const ARMBaseRegisterInfo &tri,
|
||
|
|
const ARMSubtarget &sti) :
|
||
|
|
PostRAHazardRecognizer(ItinData), TII(tii), TRI(tri), STI(sti),
|
||
|
|
LastMI(0), ITBlockSize(0) {}
|
||
|
|
|
||
|
|
virtual HazardType getHazardType(SUnit *SU);
|
||
|
|
virtual void Reset();
|
||
|
|
virtual void EmitInstruction(SUnit *SU);
|
||
|
|
virtual void AdvanceCycle();
|
||
|
|
};
|
||
|
|
|
||
|
|
|
||
|
|
} // end namespace llvm
|
||
|
|
|
||
|
|
#endif // ARMHAZARDRECOGNIZER_H
|