mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-18 10:31:57 +00:00
197 lines
10 KiB
TableGen
197 lines
10 KiB
TableGen
|
//===-- SystemZOperators.td - SystemZ-specific operators ------*- tblgen-*-===//
|
||
|
|
//
|
||
|
|
// The LLVM Compiler Infrastructure
|
||
|
|
//
|
||
|
|
// This file is distributed under the University of Illinois Open Source
|
||
|
|
// License. See LICENSE.TXT for details.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
// Type profiles
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
def SDT_CallSeqStart : SDCallSeqStart<[SDTCisVT<0, i64>]>;
|
||
|
|
def SDT_CallSeqEnd : SDCallSeqEnd<[SDTCisVT<0, i64>,
|
||
|
|
SDTCisVT<1, i64>]>;
|
||
|
|
def SDT_ZCall : SDTypeProfile<0, -1, [SDTCisPtrTy<0>]>;
|
||
|
|
def SDT_ZCmp : SDTypeProfile<0, 2, [SDTCisSameAs<0, 1>]>;
|
||
|
|
def SDT_ZBRCCMask : SDTypeProfile<0, 2,
|
||
|
|
[SDTCisVT<0, i8>,
|
||
|
|
SDTCisVT<1, OtherVT>]>;
|
||
|
|
def SDT_ZSelectCCMask : SDTypeProfile<1, 3,
|
||
|
|
[SDTCisSameAs<0, 1>,
|
||
|
|
SDTCisSameAs<1, 2>,
|
||
|
|
SDTCisVT<3, i8>]>;
|
||
|
|
def SDT_ZWrapPtr : SDTypeProfile<1, 1,
|
||
|
|
[SDTCisSameAs<0, 1>,
|
||
|
|
SDTCisPtrTy<0>]>;
|
||
|
|
def SDT_ZAdjDynAlloc : SDTypeProfile<1, 0, [SDTCisVT<0, i64>]>;
|
||
|
|
def SDT_ZExtractAccess : SDTypeProfile<1, 1,
|
||
|
|
[SDTCisVT<0, i32>,
|
||
|
|
SDTCisVT<1, i8>]>;
|
||
|
|
def SDT_ZGR128Binary32 : SDTypeProfile<1, 2,
|
||
|
|
[SDTCisVT<0, untyped>,
|
||
|
|
SDTCisVT<1, untyped>,
|
||
|
|
SDTCisVT<2, i32>]>;
|
||
|
|
def SDT_ZGR128Binary64 : SDTypeProfile<1, 2,
|
||
|
|
[SDTCisVT<0, untyped>,
|
||
|
|
SDTCisVT<1, untyped>,
|
||
|
|
SDTCisVT<2, i64>]>;
|
||
|
|
def SDT_ZAtomicLoadBinaryW : SDTypeProfile<1, 5,
|
||
|
|
[SDTCisVT<0, i32>,
|
||
|
|
SDTCisPtrTy<1>,
|
||
|
|
SDTCisVT<2, i32>,
|
||
|
|
SDTCisVT<3, i32>,
|
||
|
|
SDTCisVT<4, i32>,
|
||
|
|
SDTCisVT<5, i32>]>;
|
||
|
|
def SDT_ZAtomicCmpSwapW : SDTypeProfile<1, 6,
|
||
|
|
[SDTCisVT<0, i32>,
|
||
|
|
SDTCisPtrTy<1>,
|
||
|
|
SDTCisVT<2, i32>,
|
||
|
|
SDTCisVT<3, i32>,
|
||
|
|
SDTCisVT<4, i32>,
|
||
|
|
SDTCisVT<5, i32>,
|
||
|
|
SDTCisVT<6, i32>]>;
|
||
|
|
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
// Node definitions
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
|
||
|
|
// These are target-independent nodes, but have target-specific formats.
|
||
|
|
def callseq_start : SDNode<"ISD::CALLSEQ_START", SDT_CallSeqStart,
|
||
|
|
[SDNPHasChain, SDNPSideEffect, SDNPOutGlue]>;
|
||
|
|
def callseq_end : SDNode<"ISD::CALLSEQ_END", SDT_CallSeqEnd,
|
||
|
|
[SDNPHasChain, SDNPSideEffect, SDNPOptInGlue,
|
||
|
|
SDNPOutGlue]>;
|
||
|
|
|
||
|
|
// Nodes for SystemZISD::*. See SystemZISelLowering.h for more details.
|
||
|
|
def z_retflag : SDNode<"SystemZISD::RET_FLAG", SDTNone,
|
||
|
|
[SDNPHasChain, SDNPOptInGlue, SDNPVariadic]>;
|
||
|
|
def z_call : SDNode<"SystemZISD::CALL", SDT_ZCall,
|
||
|
|
[SDNPHasChain, SDNPOutGlue, SDNPOptInGlue,
|
||
|
|
SDNPVariadic]>;
|
||
|
|
def z_pcrel_wrapper : SDNode<"SystemZISD::PCREL_WRAPPER", SDT_ZWrapPtr, []>;
|
||
|
|
def z_cmp : SDNode<"SystemZISD::CMP", SDT_ZCmp, [SDNPOutGlue]>;
|
||
|
|
def z_ucmp : SDNode<"SystemZISD::UCMP", SDT_ZCmp, [SDNPOutGlue]>;
|
||
|
|
def z_br_ccmask : SDNode<"SystemZISD::BR_CCMASK", SDT_ZBRCCMask,
|
||
|
|
[SDNPHasChain, SDNPInGlue]>;
|
||
|
|
def z_select_ccmask : SDNode<"SystemZISD::SELECT_CCMASK", SDT_ZSelectCCMask,
|
||
|
|
[SDNPInGlue]>;
|
||
|
|
def z_adjdynalloc : SDNode<"SystemZISD::ADJDYNALLOC", SDT_ZAdjDynAlloc>;
|
||
|
|
def z_extract_access : SDNode<"SystemZISD::EXTRACT_ACCESS",
|
||
|
|
SDT_ZExtractAccess>;
|
||
|
|
def z_umul_lohi64 : SDNode<"SystemZISD::UMUL_LOHI64", SDT_ZGR128Binary64>;
|
||
|
|
def z_sdivrem64 : SDNode<"SystemZISD::SDIVREM64", SDT_ZGR128Binary64>;
|
||
|
|
def z_udivrem32 : SDNode<"SystemZISD::UDIVREM32", SDT_ZGR128Binary32>;
|
||
|
|
def z_udivrem64 : SDNode<"SystemZISD::UDIVREM64", SDT_ZGR128Binary64>;
|
||
|
|
|
||
|
|
class AtomicWOp<string name, SDTypeProfile profile = SDT_ZAtomicLoadBinaryW>
|
||
|
|
: SDNode<"SystemZISD::"##name, profile,
|
||
|
|
[SDNPHasChain, SDNPMayStore, SDNPMayLoad, SDNPMemOperand]>;
|
||
|
|
|
||
|
|
def z_atomic_swapw : AtomicWOp<"ATOMIC_SWAPW">;
|
||
|
|
def z_atomic_loadw_add : AtomicWOp<"ATOMIC_LOADW_ADD">;
|
||
|
|
def z_atomic_loadw_sub : AtomicWOp<"ATOMIC_LOADW_SUB">;
|
||
|
|
def z_atomic_loadw_and : AtomicWOp<"ATOMIC_LOADW_AND">;
|
||
|
|
def z_atomic_loadw_or : AtomicWOp<"ATOMIC_LOADW_OR">;
|
||
|
|
def z_atomic_loadw_xor : AtomicWOp<"ATOMIC_LOADW_XOR">;
|
||
|
|
def z_atomic_loadw_nand : AtomicWOp<"ATOMIC_LOADW_NAND">;
|
||
|
|
def z_atomic_loadw_min : AtomicWOp<"ATOMIC_LOADW_MIN">;
|
||
|
|
def z_atomic_loadw_max : AtomicWOp<"ATOMIC_LOADW_MAX">;
|
||
|
|
def z_atomic_loadw_umin : AtomicWOp<"ATOMIC_LOADW_UMIN">;
|
||
|
|
def z_atomic_loadw_umax : AtomicWOp<"ATOMIC_LOADW_UMAX">;
|
||
|
|
def z_atomic_cmp_swapw : AtomicWOp<"ATOMIC_CMP_SWAPW", SDT_ZAtomicCmpSwapW>;
|
||
|
|
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
// Pattern fragments
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
|
||
|
|
// Register sign-extend operations. Sub-32-bit values are represented as i32s.
|
||
|
|
def sext8 : PatFrag<(ops node:$src), (sext_inreg node:$src, i8)>;
|
||
|
|
def sext16 : PatFrag<(ops node:$src), (sext_inreg node:$src, i16)>;
|
||
|
|
def sext32 : PatFrag<(ops node:$src), (sext (i32 node:$src))>;
|
||
|
|
|
||
|
|
// Register zero-extend operations. Sub-32-bit values are represented as i32s.
|
||
|
|
def zext8 : PatFrag<(ops node:$src), (and node:$src, 0xff)>;
|
||
|
|
def zext16 : PatFrag<(ops node:$src), (and node:$src, 0xffff)>;
|
||
|
|
def zext32 : PatFrag<(ops node:$src), (zext (i32 node:$src))>;
|
||
|
|
|
||
|
|
// Typed floating-point loads.
|
||
|
|
def loadf32 : PatFrag<(ops node:$src), (f32 (load node:$src))>;
|
||
|
|
def loadf64 : PatFrag<(ops node:$src), (f64 (load node:$src))>;
|
||
|
|
|
||
|
|
// Aligned loads.
|
||
|
|
class AlignedLoad<SDPatternOperator load>
|
||
|
|
: PatFrag<(ops node:$addr), (load node:$addr), [{
|
||
|
|
LoadSDNode *Load = cast<LoadSDNode>(N);
|
||
|
|
return Load->getAlignment() >= Load->getMemoryVT().getStoreSize();
|
||
|
|
}]>;
|
||
|
|
def aligned_load : AlignedLoad<load>;
|
||
|
|
def aligned_sextloadi16 : AlignedLoad<sextloadi16>;
|
||
|
|
def aligned_sextloadi32 : AlignedLoad<sextloadi32>;
|
||
|
|
def aligned_zextloadi16 : AlignedLoad<zextloadi16>;
|
||
|
|
def aligned_zextloadi32 : AlignedLoad<zextloadi32>;
|
||
|
|
|
||
|
|
// Aligned stores.
|
||
|
|
class AlignedStore<SDPatternOperator store>
|
||
|
|
: PatFrag<(ops node:$src, node:$addr), (store node:$src, node:$addr), [{
|
||
|
|
StoreSDNode *Store = cast<StoreSDNode>(N);
|
||
|
|
return Store->getAlignment() >= Store->getMemoryVT().getStoreSize();
|
||
|
|
}]>;
|
||
|
|
def aligned_store : AlignedStore<store>;
|
||
|
|
def aligned_truncstorei16 : AlignedStore<truncstorei16>;
|
||
|
|
def aligned_truncstorei32 : AlignedStore<truncstorei32>;
|
||
|
|
|
||
|
|
// Insertions.
|
||
|
|
def inserti8 : PatFrag<(ops node:$src1, node:$src2),
|
||
|
|
(or (and node:$src1, -256), node:$src2)>;
|
||
|
|
def insertll : PatFrag<(ops node:$src1, node:$src2),
|
||
|
|
(or (and node:$src1, 0xffffffffffff0000), node:$src2)>;
|
||
|
|
def insertlh : PatFrag<(ops node:$src1, node:$src2),
|
||
|
|
(or (and node:$src1, 0xffffffff0000ffff), node:$src2)>;
|
||
|
|
def inserthl : PatFrag<(ops node:$src1, node:$src2),
|
||
|
|
(or (and node:$src1, 0xffff0000ffffffff), node:$src2)>;
|
||
|
|
def inserthh : PatFrag<(ops node:$src1, node:$src2),
|
||
|
|
(or (and node:$src1, 0x0000ffffffffffff), node:$src2)>;
|
||
|
|
def insertlf : PatFrag<(ops node:$src1, node:$src2),
|
||
|
|
(or (and node:$src1, 0xffffffff00000000), node:$src2)>;
|
||
|
|
def inserthf : PatFrag<(ops node:$src1, node:$src2),
|
||
|
|
(or (and node:$src1, 0x00000000ffffffff), node:$src2)>;
|
||
|
|
|
||
|
|
// ORs that can be treated as insertions.
|
||
|
|
def or_as_inserti8 : PatFrag<(ops node:$src1, node:$src2),
|
||
|
|
(or node:$src1, node:$src2), [{
|
||
|
|
unsigned BitWidth = N->getValueType(0).getScalarType().getSizeInBits();
|
||
|
|
return CurDAG->MaskedValueIsZero(N->getOperand(0),
|
||
|
|
APInt::getLowBitsSet(BitWidth, 8));
|
||
|
|
}]>;
|
||
|
|
|
||
|
|
// ORs that can be treated as reversed insertions.
|
||
|
|
def or_as_revinserti8 : PatFrag<(ops node:$src1, node:$src2),
|
||
|
|
(or node:$src1, node:$src2), [{
|
||
|
|
unsigned BitWidth = N->getValueType(0).getScalarType().getSizeInBits();
|
||
|
|
return CurDAG->MaskedValueIsZero(N->getOperand(1),
|
||
|
|
APInt::getLowBitsSet(BitWidth, 8));
|
||
|
|
}]>;
|
||
|
|
|
||
|
|
// Fused multiply-add and multiply-subtract, but with the order of the
|
||
|
|
// operands matching SystemZ's MA and MS instructions.
|
||
|
|
def z_fma : PatFrag<(ops node:$src1, node:$src2, node:$src3),
|
||
|
|
(fma node:$src2, node:$src3, node:$src1)>;
|
||
|
|
def z_fms : PatFrag<(ops node:$src1, node:$src2, node:$src3),
|
||
|
|
(fma node:$src2, node:$src3, (fneg node:$src1))>;
|
||
|
|
|
||
|
|
// Floating-point negative absolute.
|
||
|
|
def fnabs : PatFrag<(ops node:$ptr), (fneg (fabs node:$ptr))>;
|
||
|
|
|
||
|
|
// Create a unary operator that loads from memory and then performs
|
||
|
|
// the given operation on it.
|
||
|
|
class loadu<SDPatternOperator operator>
|
||
|
|
: PatFrag<(ops node:$addr), (operator (load node:$addr))>;
|
||
|
|
|
||
|
|
// Create a store operator that performs the given unary operation
|
||
|
|
// on the value before storing it.
|
||
|
|
class storeu<SDPatternOperator operator>
|
||
|
|
: PatFrag<(ops node:$value, node:$addr),
|
||
|
|
(store (operator node:$value), node:$addr)>;
|