llvm-6502/test/TableGen/eqbit.td

12 lines
165 B
TableGen
Raw Normal View History

// RUN: tblgen %s | FileCheck %s
// XFAIL: vg_leak
// CHECK: a = 6
// CHECK: a = 5
class A<bit b = 1> {
int a = !if(!eq(b, 1), 5, 6);
}
def X : A<0>;
def Y : A;