mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-27 13:29:50 +00:00
111 lines
2.4 KiB
LLVM
111 lines
2.4 KiB
LLVM
|
; RUN: llc -march=mipsel -mattr=+dsp < %s | FileCheck %s
|
||
|
|
||
|
define i32 @test__builtin_mips_extr_w1(i32 %i0, i32, i64 %a0) nounwind {
|
||
|
entry:
|
||
|
; CHECK: extr.w
|
||
|
|
||
|
%1 = tail call i32 @llvm.mips.extr.w(i64 %a0, i32 15)
|
||
|
ret i32 %1
|
||
|
}
|
||
|
|
||
|
declare i32 @llvm.mips.extr.w(i64, i32) nounwind
|
||
|
|
||
|
define i32 @test__builtin_mips_extr_w2(i32 %i0, i32, i64 %a0, i32 %a1) nounwind {
|
||
|
entry:
|
||
|
; CHECK: extrv.w
|
||
|
|
||
|
%1 = tail call i32 @llvm.mips.extr.w(i64 %a0, i32 %a1)
|
||
|
ret i32 %1
|
||
|
}
|
||
|
|
||
|
define i32 @test__builtin_mips_extr_r_w1(i32 %i0, i32, i64 %a0) nounwind {
|
||
|
entry:
|
||
|
; CHECK: extr_r.w
|
||
|
|
||
|
%1 = tail call i32 @llvm.mips.extr.r.w(i64 %a0, i32 15)
|
||
|
ret i32 %1
|
||
|
}
|
||
|
|
||
|
declare i32 @llvm.mips.extr.r.w(i64, i32) nounwind
|
||
|
|
||
|
define i32 @test__builtin_mips_extr_s_h1(i32 %i0, i32, i64 %a0, i32 %a1) nounwind {
|
||
|
entry:
|
||
|
; CHECK: extrv_s.h
|
||
|
|
||
|
%1 = tail call i32 @llvm.mips.extr.s.h(i64 %a0, i32 %a1)
|
||
|
ret i32 %1
|
||
|
}
|
||
|
|
||
|
declare i32 @llvm.mips.extr.s.h(i64, i32) nounwind
|
||
|
|
||
|
define i32 @test__builtin_mips_extr_rs_w1(i32 %i0, i32, i64 %a0) nounwind {
|
||
|
entry:
|
||
|
; CHECK: extr_rs.w
|
||
|
|
||
|
%1 = tail call i32 @llvm.mips.extr.rs.w(i64 %a0, i32 15)
|
||
|
ret i32 %1
|
||
|
}
|
||
|
|
||
|
declare i32 @llvm.mips.extr.rs.w(i64, i32) nounwind
|
||
|
|
||
|
define i32 @test__builtin_mips_extr_rs_w2(i32 %i0, i32, i64 %a0, i32 %a1) nounwind {
|
||
|
entry:
|
||
|
; CHECK: extrv_rs.w
|
||
|
|
||
|
%1 = tail call i32 @llvm.mips.extr.rs.w(i64 %a0, i32 %a1)
|
||
|
ret i32 %1
|
||
|
}
|
||
|
|
||
|
define i32 @test__builtin_mips_extr_s_h2(i32 %i0, i32, i64 %a0) nounwind {
|
||
|
entry:
|
||
|
; CHECK: extr_s.h
|
||
|
|
||
|
%1 = tail call i32 @llvm.mips.extr.s.h(i64 %a0, i32 15)
|
||
|
ret i32 %1
|
||
|
}
|
||
|
|
||
|
define i32 @test__builtin_mips_extr_r_w2(i32 %i0, i32, i64 %a0, i32 %a1) nounwind {
|
||
|
entry:
|
||
|
; CHECK: extrv_r.w
|
||
|
|
||
|
%1 = tail call i32 @llvm.mips.extr.r.w(i64 %a0, i32 %a1)
|
||
|
ret i32 %1
|
||
|
}
|
||
|
|
||
|
define i32 @test__builtin_mips_extp1(i32 %i0, i32, i64 %a0) nounwind {
|
||
|
entry:
|
||
|
; CHECK: extp
|
||
|
|
||
|
%1 = tail call i32 @llvm.mips.extp(i64 %a0, i32 15)
|
||
|
ret i32 %1
|
||
|
}
|
||
|
|
||
|
declare i32 @llvm.mips.extp(i64, i32) nounwind
|
||
|
|
||
|
define i32 @test__builtin_mips_extp2(i32 %i0, i32, i64 %a0, i32 %a1) nounwind {
|
||
|
entry:
|
||
|
; CHECK: extpv
|
||
|
|
||
|
%1 = tail call i32 @llvm.mips.extp(i64 %a0, i32 %a1)
|
||
|
ret i32 %1
|
||
|
}
|
||
|
|
||
|
define i32 @test__builtin_mips_extpdp1(i32 %i0, i32, i64 %a0) nounwind {
|
||
|
entry:
|
||
|
; CHECK: extpdp
|
||
|
|
||
|
%1 = tail call i32 @llvm.mips.extpdp(i64 %a0, i32 15)
|
||
|
ret i32 %1
|
||
|
}
|
||
|
|
||
|
declare i32 @llvm.mips.extpdp(i64, i32) nounwind
|
||
|
|
||
|
define i32 @test__builtin_mips_extpdp2(i32 %i0, i32, i64 %a0, i32 %a1) nounwind {
|
||
|
entry:
|
||
|
; CHECK: extpdpv
|
||
|
|
||
|
%1 = tail call i32 @llvm.mips.extpdp(i64 %a0, i32 %a1)
|
||
|
ret i32 %1
|
||
|
}
|
||
|
|