6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-20 10:30:03 +00:00
Code Issues Projects Releases Wiki Activity

Fix incorrect intrinsic declarations.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@78329 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bob Wilson 2009-08-06 18:46:26 +00:00
parent 27698ebdf8
commit 004f7c7049
2 changed files with 20 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
test/CodeGen/ARM/vld1.ll
View File

@ -70,14 +70,14 @@ define <2 x i64> @vld1Qi64(i64* %A) nounwind {
ret <2 x i64> %tmp1
}
declare <8 x i8> @llvm.arm.neon.vld1i.v8i8(i8*) nounwind readnone
declare <4 x i16> @llvm.arm.neon.vld1i.v4i16(i16*) nounwind readnone
declare <2 x i32> @llvm.arm.neon.vld1i.v2i32(i32*) nounwind readnone
declare <2 x float> @llvm.arm.neon.vld1f.v2f32(float*) nounwind readnone
declare <1 x i64> @llvm.arm.neon.vld1i.v1i64(i64*) nounwind readnone
declare <8 x i8> @llvm.arm.neon.vld1i.v8i8(i8*) nounwind readonly
declare <4 x i16> @llvm.arm.neon.vld1i.v4i16(i8*) nounwind readonly
declare <2 x i32> @llvm.arm.neon.vld1i.v2i32(i8*) nounwind readonly
declare <2 x float> @llvm.arm.neon.vld1f.v2f32(i8*) nounwind readonly
declare <1 x i64> @llvm.arm.neon.vld1i.v1i64(i8*) nounwind readonly
declare <16 x i8> @llvm.arm.neon.vld1i.v16i8(i8*) nounwind readnone
declare <8 x i16> @llvm.arm.neon.vld1i.v8i16(i16*) nounwind readnone
declare <4 x i32> @llvm.arm.neon.vld1i.v4i32(i32*) nounwind readnone
declare <4 x float> @llvm.arm.neon.vld1f.v4f32(float*) nounwind readnone
declare <2 x i64> @llvm.arm.neon.vld1i.v2i64(i64*) nounwind readnone
declare <16 x i8> @llvm.arm.neon.vld1i.v16i8(i8*) nounwind readonly
declare <8 x i16> @llvm.arm.neon.vld1i.v8i16(i8*) nounwind readonly
declare <4 x i32> @llvm.arm.neon.vld1i.v4i32(i8*) nounwind readonly
declare <4 x float> @llvm.arm.neon.vld1f.v4f32(i8*) nounwind readonly
declare <2 x i64> @llvm.arm.neon.vld1i.v2i64(i8*) nounwind readonly

20
test/CodeGen/ARM/vst1.ll
View File

@ -80,14 +80,14 @@ define void @vst1Qi64(i64* %A, <2 x i64>* %B) nounwind {
ret void
}
declare void @llvm.arm.neon.vst1i.v8i8(i8*, <8 x i8>) nounwind readnone
declare void @llvm.arm.neon.vst1i.v4i16(i16*, <4 x i16>) nounwind readnone
declare void @llvm.arm.neon.vst1i.v2i32(i32*, <2 x i32>) nounwind readnone
declare void @llvm.arm.neon.vst1f.v2f32(float*, <2 x float>) nounwind readnone
declare void @llvm.arm.neon.vst1i.v1i64(i64*, <1 x i64>) nounwind readnone
declare void @llvm.arm.neon.vst1i.v8i8(i8*, <8 x i8>) nounwind
declare void @llvm.arm.neon.vst1i.v4i16(i8*, <4 x i16>) nounwind
declare void @llvm.arm.neon.vst1i.v2i32(i8*, <2 x i32>) nounwind
declare void @llvm.arm.neon.vst1f.v2f32(i8*, <2 x float>) nounwind
declare void @llvm.arm.neon.vst1i.v1i64(i8*, <1 x i64>) nounwind
declare void @llvm.arm.neon.vst1i.v16i8(i8*, <16 x i8>) nounwind readnone
declare void @llvm.arm.neon.vst1i.v8i16(i16*, <8 x i16>) nounwind readnone
declare void @llvm.arm.neon.vst1i.v4i32(i32*, <4 x i32>) nounwind readnone
declare void @llvm.arm.neon.vst1f.v4f32(float*, <4 x float>) nounwind readnone
declare void @llvm.arm.neon.vst1i.v2i64(i64*, <2 x i64>) nounwind readnone
declare void @llvm.arm.neon.vst1i.v16i8(i8*, <16 x i8>) nounwind
declare void @llvm.arm.neon.vst1i.v8i16(i8*, <8 x i16>) nounwind
declare void @llvm.arm.neon.vst1i.v4i32(i8*, <4 x i32>) nounwind
declare void @llvm.arm.neon.vst1f.v4f32(i8*, <4 x float>) nounwind
declare void @llvm.arm.neon.vst1i.v2i64(i8*, <2 x i64>) nounwind