6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-24 06:25:18 +00:00
Code Issues Projects Releases Wiki Activity

Thumb2 encodings for MSR and MRS.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@120309 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Owen Anderson
2010-11-29 19:29:15 +00:00
parent e93e10a0dd
commit 00a035f74f
1 changed files with 24 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

34
lib/Target/ARM/ARMInstrThumb2.td
View File

@@ -3212,8 +3212,14 @@ def t2LDRpci_pic : PseudoInst<(outs GPR:$dst), (ins i32imm:$addr, pclabel:$cp),
// Move between special register and ARM core register -- for disassembly only // Move between special register and ARM core register -- for disassembly only
// //
// Rd = Instr{11-8} class T2MRS<dag oops, dag iops, InstrItinClass itin,
def t2MRS : T2I<(outs rGPR:$dst), (ins), NoItinerary, "mrs", "\t$dst, cpsr", string opc, string asm, list<dag> pattern>
: T2I<oops, iops, itin, opc, asm, pattern> {
bits<4> Rd;
let Inst{11-8} = Rd{3-0};
}
def t2MRS : T2MRS<(outs rGPR:$Rd), (ins), NoItinerary, "mrs", "\t$Rd, cpsr",
[/* For disassembly only; pattern left blank */]> { [/* For disassembly only; pattern left blank */]> {
let Inst{31-27} = 0b11110; let Inst{31-27} = 0b11110;
let Inst{26} = 0; let Inst{26} = 0;
@@ -3223,8 +3229,8 @@ def t2MRS : T2I<(outs rGPR:$dst), (ins), NoItinerary, "mrs", "\t$dst, cpsr",
let Inst{12} = 0; let Inst{12} = 0;
} }
// Rd = Instr{11-8} def t2MRSsys : T2MRS<
def t2MRSsys : T2I<(outs rGPR:$dst), (ins), NoItinerary, "mrs", "\t$dst, spsr", (outs rGPR:$Rd), (ins), NoItinerary, "mrs", "\t$Rd, spsr",
[/* For disassembly only; pattern left blank */]> { [/* For disassembly only; pattern left blank */]> {
let Inst{31-27} = 0b11110; let Inst{31-27} = 0b11110;
let Inst{26} = 0; let Inst{26} = 0;
@@ -3234,9 +3240,17 @@ def t2MRSsys : T2I<(outs rGPR:$dst), (ins), NoItinerary, "mrs", "\t$dst, spsr",
let Inst{12} = 0; let Inst{12} = 0;
} }
// Rn = Inst{19-16} class T2MSR<dag oops, dag iops, InstrItinClass itin,
def t2MSR : T2I<(outs), (ins rGPR:$src, msr_mask:$mask), NoItinerary, "msr", string opc, string asm, list<dag> pattern>
"\tcpsr$mask, $src", : T2I<oops, iops, itin, opc, asm, pattern> {
bits<4> Rn;
bits<4> mask;
let Inst{19-16} = Rn{3-0};
let Inst{11-8} = mask{3-0};
}
def t2MSR : T2MSR<(outs), (ins rGPR:$Rn, msr_mask:$mask), NoItinerary, "msr",
"\tcpsr$mask, $Rn",
[/* For disassembly only; pattern left blank */]> { [/* For disassembly only; pattern left blank */]> {
let Inst{31-27} = 0b11110; let Inst{31-27} = 0b11110;
let Inst{26} = 0; let Inst{26} = 0;
@@ -3246,9 +3260,9 @@ def t2MSR : T2I<(outs), (ins rGPR:$src, msr_mask:$mask), NoItinerary, "msr",
let Inst{12} = 0; let Inst{12} = 0;
} }
// Rn = Inst{19-16} def t2MSRsys : T2MSR<
def t2MSRsys : T2I<(outs), (ins rGPR:$src, msr_mask:$mask), NoItinerary, "msr", (outs), (ins rGPR:$Rn, msr_mask:$mask), NoItinerary, "msr",
"\tspsr$mask, $src", "\tspsr$mask, $Rn",
[/* For disassembly only; pattern left blank */]> { [/* For disassembly only; pattern left blank */]> {
let Inst{31-27} = 0b11110; let Inst{31-27} = 0b11110;
let Inst{26} = 0; let Inst{26} = 0;