6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-19 19:29:31 +00:00
Code Issues Projects Releases Wiki Activity

Small tweaks noticed while on the plane.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@24492 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Nate Begeman 2005-11-26 22:39:34 +00:00
parent b0826529f8
commit 01595c52b3
3 changed files with 10 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/PowerPC/PPCInstrFormats.td
View File

@ -556,6 +556,8 @@ class VAForm_1<bits<6> xo, dag OL, string asmstr,
bits<5> VA;
bits<5> VB;
bits<5> VC;
let Pattern = pattern;
let Inst{6-10} = VD;
let Inst{11-15} = VA;
@ -572,6 +574,8 @@ class VXForm_1<bits<11> xo, dag OL, string asmstr,
bits<5> VA;
bits<5> VB;
let Pattern = pattern;
let Inst{6-10} = VD;
let Inst{11-15} = VA;
let Inst{16-20} = VB;
@ -586,6 +590,8 @@ class VXRForm_1<bits<10> xo, bit rc, dag OL, string asmstr,
bits<5> VA;
bits<5> VB;
let Pattern = pattern;
let Inst{6-10} = VD;
let Inst{11-15} = VA;
let Inst{16-20} = VB;

7
lib/Target/PowerPC/PPCInstrInfo.td
View File

@ -464,9 +464,9 @@ def EXTSB : XForm_11<31, 954, (ops GPRC:$rA, GPRC:$rS),
def EXTSH : XForm_11<31, 922, (ops GPRC:$rA, GPRC:$rS),
"extsh $rA, $rS", IntGeneral,
[(set GPRC:$rA, (sext_inreg GPRC:$rS, i16))]>;
def EXTSW : XForm_11<31, 986, (ops GPRC:$rA, GPRC:$rS),
"extsw $rA, $rS", IntRotateD,
[]>, isPPC64;
def EXTSW : XForm_11<31, 986, (ops G8RC:$rA, G8RC:$rS),
"extsw $rA, $rS", IntGeneral,
[(set G8RC:$rA, (sext_inreg G8RC:$rS, i32))]>, isPPC64;
def CMP : XForm_16<31, 0, (ops CRRC:$crD, i1imm:$long, GPRC:$rA, GPRC:$rB),
"cmp $crD, $long, $rA, $rB", IntCompare>;
def CMPL : XForm_16<31, 32, (ops CRRC:$crD, i1imm:$long, GPRC:$rA, GPRC:$rB),
@ -794,7 +794,6 @@ def VXOR : VXForm_1<1220, (ops VRRC:$vD, VRRC:$vA, VRRC:$vB),
"vxor $vD, $vA, $vB", VecGeneral,
[]>;
//===----------------------------------------------------------------------===//
// PowerPC Instruction Patterns
//

2
lib/Target/PowerPC/PPCRegisterInfo.td
View File

@ -101,7 +101,7 @@ def F26 : FPR<26, "f26">; def F27 : FPR<27, "f27">;
def F28 : FPR<28, "f28">; def F29 : FPR<29, "f29">;
def F30 : FPR<30, "f30">; def F31 : FPR<31, "f31">;
// Floating-point registers
// Vector registers
def V0 : VR< 0, "v0">; def V1 : VR< 1, "v1">;
def V2 : VR< 2, "v2">; def V3 : VR< 3, "v3">;
def V4 : VR< 4, "v4">; def V5 : VR< 5, "v5">;