6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 04:30:23 +00:00
Code Issues Projects Releases Wiki Activity

Merging r213899:

Browse Source 
------------------------------------------------------------------------
r213899 | joerg | 2014-07-24 15:20:10 -0700 (Thu, 24 Jul 2014) | 2 lines

Don't use 128bit functions on PPC32.

------------------------------------------------------------------------


git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_35@214685 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bill Wendling 2014-08-04 04:25:53 +00:00
parent df4cabac95
commit 0275b43b19
2 changed files with 46 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/Target/PowerPC/PPCISelLowering.cpp
View File

@ -626,6 +626,13 @@ PPCTargetLowering::PPCTargetLowering(PPCTargetMachine &TM)
// Altivec instructions set fields to all zeros or all ones. // Altivec instructions set fields to all zeros or all ones.
setBooleanVectorContents(ZeroOrNegativeOneBooleanContent); setBooleanVectorContents(ZeroOrNegativeOneBooleanContent);
if (!isPPC64) {
// These libcalls are not available in 32-bit.
setLibcallName(RTLIB::SHL_I128, nullptr);
setLibcallName(RTLIB::SRL_I128, nullptr);
setLibcallName(RTLIB::SRA_I128, nullptr);
}
if (isPPC64) { if (isPPC64) {
setStackPointerRegisterToSaveRestore(PPC::X1); setStackPointerRegisterToSaveRestore(PPC::X1);
setExceptionPointerRegister(PPC::X3); setExceptionPointerRegister(PPC::X3);

39
test/CodeGen/PowerPC/ppc32-lshrti3.ll Normal file
View File

@ -0,0 +1,39 @@
; RUN: llc -O=2 < %s -mtriple=powerpc-netbsd | FileCheck %s
; CHECK-NOT: bl __lshrti3
; ModuleID = 'lshrti3-ppc32.c'
target datalayout = "E-m:e-p:32:32-i64:64-n32"
target triple = "powerpc--netbsd"
; Function Attrs: nounwind uwtable
define i32 @fn1() #0 {
entry:
%.promoted = load i72* inttoptr (i32 1 to i72*), align 4
br label %while.cond
while.cond: ; preds = %while.cond, %entry
%bf.set3 = phi i72 [ %bf.set, %while.cond ], [ %.promoted, %entry ]
%bf.lshr = lshr i72 %bf.set3, 40
%bf.lshr.tr = trunc i72 %bf.lshr to i32
%bf.cast = and i32 %bf.lshr.tr, 65535
%dec = add nsw i32 %bf.lshr.tr, 65535
%0 = zext i32 %dec to i72
%bf.value = shl nuw i72 %0, 40
%bf.shl = and i72 %bf.value, 72056494526300160
%bf.clear2 = and i72 %bf.set3, -72056494526300161
%bf.set = or i72 %bf.shl, %bf.clear2
%tobool = icmp eq i32 %bf.cast, 0
br i1 %tobool, label %while.end, label %while.cond
while.end: ; preds = %while.cond
%bf.set.lcssa = phi i72 [ %bf.set, %while.cond ]
store i72 %bf.set.lcssa, i72* inttoptr (i32 1 to i72*), align 4
ret i32 undef
}
attributes #0 = { nounwind uwtable "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
!llvm.ident = !{!0}
!0 = metadata !{metadata !"clang version 3.5.0 (213754)"}