6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-28 03:25:23 +00:00
Code Issues Projects Releases Wiki Activity

Fix a FIXME: use an apint in CTTZ legalization.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@53406 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Duncan Sands
2008-07-10 15:30:54 +00:00
parent ae099d5442
commit 03dc093a2e
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp
View File

@@ -363,9 +363,9 @@ SDOperand DAGTypeLegalizer::PromoteIntRes_CTTZ(SDNode *N) {
// The count is the same in the promoted type except if the original // The count is the same in the promoted type except if the original
// value was zero. This can be handled by setting the bit just off // value was zero. This can be handled by setting the bit just off
// the top of the original type. // the top of the original type.
Op = DAG.getNode(ISD::OR, NVT, Op, APInt TopBit(NVT.getSizeInBits(), 0);
// FIXME: Do this using an APINT constant. TopBit.set(OVT.getSizeInBits());
DAG.getConstant(1UL << OVT.getSizeInBits(), NVT)); Op = DAG.getNode(ISD::OR, NVT, Op, DAG.getConstant(TopBit, NVT));
return DAG.getNode(ISD::CTTZ, NVT, Op); return DAG.getNode(ISD::CTTZ, NVT, Op);
} }