6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-28 06:32:09 +00:00
Code Issues Projects Releases Wiki Activity

Tidy up.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@121522 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach 2010-12-10 20:51:35 +00:00
parent a79bd0e1e0
commit 04da9bf9f1
1 changed files with 8 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
lib/Target/ARM/ARMInstrFormats.td
View File

@ -1009,25 +1009,22 @@ class T2Iso<dag oops, dag iops, InstrItinClass itin,
class T2Ipc<dag oops, dag iops, InstrItinClass itin,
string opc, string asm, list<dag> pattern>
: Thumb2I<oops, iops, AddrModeT2_pc, Size4Bytes, itin, opc, asm, "", pattern>;
class T2Ii8s4<bit P, bit W, bit load, dag oops, dag iops, InstrItinClass itin,
class T2Ii8s4<bit P, bit W, bit isLoad, dag oops, dag iops, InstrItinClass itin,
string opc, string asm, list<dag> pattern>
: Thumb2I<oops, iops, AddrModeT2_i8s4, Size4Bytes, itin, opc, asm, "",
pattern> {
let Inst{31-27} = 0b11101;
let Inst{26-25} = 0b00;
let Inst{24} = P;
let Inst{23} = ?; // The U bit.
let Inst{22} = 1;
let Inst{21} = W;
let Inst{20} = load;
bits<4> Rt;
bits<4> Rt2;
bits<13> addr;
let Inst{31-25} = 0b1110100;
let Inst{24} = P;
let Inst{23} = addr{8};
let Inst{22} = 1;
let Inst{21} = W;
let Inst{20} = isLoad;
let Inst{19-16} = addr{12-9};
let Inst{15-12} = Rt{3-0};
let Inst{11-8} = Rt2{3-0};
let Inst{19-16} = addr{12-9};
let Inst{23} = addr{8};
let Inst{7-0} = addr{7-0};
}