6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 04:30:23 +00:00
Code Issues Projects Releases Wiki Activity

[mips] Remove unused CondMov feature bit

Browse Source 
Summary:
No functional change

Depends on D3675

Reviewers: vmedic

Reviewed By: vmedic

Differential Revision: http://reviews.llvm.org/D3676

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@208410 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Daniel Sanders 2014-05-09 13:15:07 +00:00
parent 70f6f7ee3e
commit 08910b08d9
4 changed files with 7 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/Mips/Mips.td
View File

@ -77,8 +77,6 @@ def FeatureVFPU : SubtargetFeature<"vfpu", "HasVFPU",
"true", "Enable vector FPU instructions.">; "true", "Enable vector FPU instructions.">;
def FeatureSEInReg : SubtargetFeature<"seinreg", "HasSEInReg", "true", def FeatureSEInReg : SubtargetFeature<"seinreg", "HasSEInReg", "true",
"Enable 'signext in register' instructions.">; "Enable 'signext in register' instructions.">;
def FeatureCondMov : SubtargetFeature<"condmov", "HasCondMov", "true",
"Enable 'conditional move' instructions.">;
def FeatureSwap : SubtargetFeature<"swap", "HasSwap", "true", def FeatureSwap : SubtargetFeature<"swap", "HasSwap", "true",
"Enable 'byte/half swap' instructions.">; "Enable 'byte/half swap' instructions.">;
def FeatureBitCount : SubtargetFeature<"bitcount", "HasBitCount", "true", def FeatureBitCount : SubtargetFeature<"bitcount", "HasBitCount", "true",
@ -99,14 +97,14 @@ def FeatureMips3 : SubtargetFeature<"mips3", "MipsArchVersion", "Mips3",
FeatureGP64Bit, FeatureFP64Bit]>; FeatureGP64Bit, FeatureFP64Bit]>;
def FeatureMips4 : SubtargetFeature<"mips4", "MipsArchVersion", def FeatureMips4 : SubtargetFeature<"mips4", "MipsArchVersion",
"Mips4", "MIPS IV ISA Support", "Mips4", "MIPS IV ISA Support",
[FeatureMips3, FeatureFPIdx, FeatureCondMov]>; [FeatureMips3, FeatureFPIdx]>;
def FeatureMips5 : SubtargetFeature<"mips5", "MipsArchVersion", "Mips5", def FeatureMips5 : SubtargetFeature<"mips5", "MipsArchVersion", "Mips5",
"MIPS V ISA Support [highly experimental]", "MIPS V ISA Support [highly experimental]",
[FeatureMips4]>; [FeatureMips4]>;
def FeatureMips32 : SubtargetFeature<"mips32", "MipsArchVersion", "Mips32", def FeatureMips32 : SubtargetFeature<"mips32", "MipsArchVersion", "Mips32",
"Mips32 ISA Support", "Mips32 ISA Support",
[FeatureMips2, FeatureMips3_32, [FeatureMips2, FeatureMips3_32,
FeatureCondMov, FeatureBitCount]>; FeatureBitCount]>;
def FeatureMips32r2 : SubtargetFeature<"mips32r2", "MipsArchVersion", def FeatureMips32r2 : SubtargetFeature<"mips32r2", "MipsArchVersion",
"Mips32r2", "Mips32r2 ISA Support", "Mips32r2", "Mips32r2 ISA Support",
[FeatureMips32, FeatureSEInReg, FeatureSwap, [FeatureMips32, FeatureSEInReg, FeatureSwap,

2
lib/Target/Mips/MipsInstrInfo.td
View File

@ -152,8 +152,6 @@ def HasBitCount : Predicate<"Subtarget.hasBitCount()">,
AssemblerPredicate<"FeatureBitCount">; AssemblerPredicate<"FeatureBitCount">;
def HasSwap : Predicate<"Subtarget.hasSwap()">, def HasSwap : Predicate<"Subtarget.hasSwap()">,
AssemblerPredicate<"FeatureSwap">; AssemblerPredicate<"FeatureSwap">;
def HasCondMov : Predicate<"Subtarget.hasCondMov()">,
AssemblerPredicate<"FeatureCondMov">;
def HasFPIdx : Predicate<"Subtarget.hasFPIdx()">, def HasFPIdx : Predicate<"Subtarget.hasFPIdx()">,
AssemblerPredicate<"FeatureFPIdx">; AssemblerPredicate<"FeatureFPIdx">;
def HasMips2 : Predicate<"Subtarget.hasMips2()">, def HasMips2 : Predicate<"Subtarget.hasMips2()">,

10
lib/Target/Mips/MipsSubtarget.cpp
View File

@ -81,11 +81,11 @@ MipsSubtarget::MipsSubtarget(const std::string &TT, const std::string &CPU,
MipsABI(UnknownABI), IsLittle(little), IsSingleFloat(false), MipsABI(UnknownABI), IsLittle(little), IsSingleFloat(false),
IsFP64bit(false), IsNaN2008bit(false), IsGP64bit(false), HasVFPU(false), IsFP64bit(false), IsNaN2008bit(false), IsGP64bit(false), HasVFPU(false),
HasCnMips(false), IsLinux(true), HasMips3_32(false), HasSEInReg(false), HasCnMips(false), IsLinux(true), HasMips3_32(false), HasSEInReg(false),
HasCondMov(false), HasSwap(false), HasBitCount(false), HasFPIdx(false), HasSwap(false), HasBitCount(false), HasFPIdx(false), InMips16Mode(false),
InMips16Mode(false), InMips16HardFloat(Mips16HardFloat), InMips16HardFloat(Mips16HardFloat), InMicroMipsMode(false), HasDSP(false),
InMicroMipsMode(false), HasDSP(false), HasDSPR2(false), HasDSPR2(false), AllowMixed16_32(Mixed16_32 | Mips_Os16), Os16(Mips_Os16),
AllowMixed16_32(Mixed16_32 | Mips_Os16), Os16(Mips_Os16), HasMSA(false), HasMSA(false), RM(_RM), OverrideMode(NoOverride), TM(_TM),
RM(_RM), OverrideMode(NoOverride), TM(_TM), TargetTriple(TT) { TargetTriple(TT) {
std::string CPUName = CPU; std::string CPUName = CPU;
CPUName = selectMipsCPU(TT, CPUName); CPUName = selectMipsCPU(TT, CPUName);

4
lib/Target/Mips/MipsSubtarget.h
View File

@ -85,9 +85,6 @@ protected:
// HasSEInReg - SEB and SEH (signext in register) instructions. // HasSEInReg - SEB and SEH (signext in register) instructions.
bool HasSEInReg; bool HasSEInReg;
// HasCondMov - Conditional mov (MOVZ, MOVN) instructions.
bool HasCondMov;
// HasSwap - Byte and half swap instructions. // HasSwap - Byte and half swap instructions.
bool HasSwap; bool HasSwap;
@ -213,7 +210,6 @@ public:
/// Features related to the presence of specific instructions. /// Features related to the presence of specific instructions.
bool hasSEInReg() const { return HasSEInReg; } bool hasSEInReg() const { return HasSEInReg; }
bool hasCondMov() const { return HasCondMov; }
bool hasSwap() const { return HasSwap; } bool hasSwap() const { return HasSwap; }
bool hasBitCount() const { return HasBitCount; } bool hasBitCount() const { return HasBitCount; }
bool hasFPIdx() const { return HasFPIdx; } bool hasFPIdx() const { return HasFPIdx; }