mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-21 03:29:40 +00:00
Thumb2SizeReduction: Check the correct set of registers for LDMIA.
The register set for LDMIA begins at offset 3, not 4. We were previously missing the short encoding of this instruction in the case where the base register was the first register in the register set. Also clean up some dead code: - The isARMLowRegister check is redundant with what VerifyLowRegs does; replace with an assert. - Remove handling of LDMDB instruction, which has no short encoding (and does not appear in ReduceTable). Differential Revision: http://reviews.llvm.org/D9485 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@236535 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
97dbeaa8d5
commit
08c531db5f
@ -333,9 +333,7 @@ Thumb2SizeReduce::VerifyPredAndCC(MachineInstr *MI, const ReduceEntry &Entry,
|
||||
|
||||
static bool VerifyLowRegs(MachineInstr *MI) {
|
||||
unsigned Opc = MI->getOpcode();
|
||||
bool isPCOk = (Opc == ARM::t2LDMIA_RET || Opc == ARM::t2LDMIA ||
|
||||
Opc == ARM::t2LDMDB || Opc == ARM::t2LDMIA_UPD ||
|
||||
Opc == ARM::t2LDMDB_UPD);
|
||||
bool isPCOk = (Opc == ARM::t2LDMIA_RET || Opc == ARM::t2LDMIA_UPD);
|
||||
bool isLROk = (Opc == ARM::t2STMDB_UPD);
|
||||
bool isSPOk = isPCOk || isLROk;
|
||||
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
|
||||
@ -413,16 +411,14 @@ Thumb2SizeReduce::ReduceLoadStore(MachineBasicBlock &MBB, MachineInstr *MI,
|
||||
HasShift = true;
|
||||
OpNum = 4;
|
||||
break;
|
||||
case ARM::t2LDMIA:
|
||||
case ARM::t2LDMDB: {
|
||||
case ARM::t2LDMIA: {
|
||||
unsigned BaseReg = MI->getOperand(0).getReg();
|
||||
if (!isARMLowRegister(BaseReg) || Entry.WideOpc != ARM::t2LDMIA)
|
||||
return false;
|
||||
assert(isARMLowRegister(BaseReg));
|
||||
|
||||
// For the non-writeback version (this one), the base register must be
|
||||
// one of the registers being loaded.
|
||||
bool isOK = false;
|
||||
for (unsigned i = 4; i < MI->getNumOperands(); ++i) {
|
||||
for (unsigned i = 3; i < MI->getNumOperands(); ++i) {
|
||||
if (MI->getOperand(i).getReg() == BaseReg) {
|
||||
isOK = true;
|
||||
break;
|
||||
@ -446,7 +442,6 @@ Thumb2SizeReduce::ReduceLoadStore(MachineBasicBlock &MBB, MachineInstr *MI,
|
||||
break;
|
||||
}
|
||||
case ARM::t2LDMIA_UPD:
|
||||
case ARM::t2LDMDB_UPD:
|
||||
case ARM::t2STMIA_UPD:
|
||||
case ARM::t2STMDB_UPD: {
|
||||
OpNum = 0;
|
||||
|
@ -109,7 +109,7 @@ entry:
|
||||
define double @load_d(double* %a) {
|
||||
entry:
|
||||
; CHECK-LABEL: load_d:
|
||||
; NONE: ldm.w r0, {r0, r1}
|
||||
; NONE: ldm r0, {r0, r1}
|
||||
; HARD: vldr d0, [r0]
|
||||
%0 = load double, double* %a, align 8
|
||||
ret double %0
|
||||
|
Loading…
Reference in New Issue
Block a user