6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-14 16:33:28 +00:00
Code Issues Projects Releases Wiki Activity

two register machineoperands are not identical unless their subregs match.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@45455 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2007-12-30 20:55:08 +00:00
parent 9e3304900f
commit 0974d9a524
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/CodeGen/MachineInstr.cpp
View File

@ -153,7 +153,8 @@ bool MachineOperand::isIdenticalTo(const MachineOperand &Other) const {
switch (getType()) { switch (getType()) {
default: assert(0 && "Unrecognized operand type"); default: assert(0 && "Unrecognized operand type");
case MachineOperand::MO_Register: case MachineOperand::MO_Register:
return getReg() == Other.getReg() && isDef() == Other.isDef(); return getReg() == Other.getReg() && isDef() == Other.isDef() &&
getSubReg() == Other.getSubReg();
case MachineOperand::MO_Immediate: case MachineOperand::MO_Immediate:
return getImm() == Other.getImm(); return getImm() == Other.getImm();
case MachineOperand::MO_MachineBasicBlock: case MachineOperand::MO_MachineBasicBlock: