mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-20 14:29:27 +00:00
Remove inaccurate comments: so_imm and t2_so_imm operands are not encoded
until the instructions are emitted or printed. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125010 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
4e97e8ee57
commit
09989945e2
@ -407,10 +407,7 @@ def shift_so_reg : Operand<i32>, // reg reg imm
|
||||
}
|
||||
|
||||
// so_imm - Match a 32-bit shifter_operand immediate operand, which is an
|
||||
// 8-bit immediate rotated by an arbitrary number of bits. so_imm values are
|
||||
// represented in the imm field in the same 12-bit form that they are encoded
|
||||
// into so_imm instructions: the 8-bit immediate is the least significant bits
|
||||
// [bits 0-7], the 4-bit shift amount is the next 4 bits [bits 8-11].
|
||||
// 8-bit immediate rotated by an arbitrary number of bits.
|
||||
def so_imm : Operand<i32>, PatLeaf<(imm), [{ return Pred_so_imm(N); }]> {
|
||||
let EncoderMethod = "getSOImmOpValue";
|
||||
let PrintMethod = "printSOImmOperand";
|
||||
|
@ -43,10 +43,7 @@ def t2_so_imm_neg_XFORM : SDNodeXForm<imm, [{
|
||||
|
||||
// t2_so_imm - Match a 32-bit immediate operand, which is an
|
||||
// 8-bit immediate rotated by an arbitrary number of bits, or an 8-bit
|
||||
// immediate splatted into multiple bytes of the word. t2_so_imm values are
|
||||
// represented in the imm field in the same 12-bit form that they are encoded
|
||||
// into t2_so_imm instructions: the 8-bit immediate is the least significant
|
||||
// bits [bits 0-7], the 4-bit shift/splat amount is the next 4 bits [bits 8-11].
|
||||
// immediate splatted into multiple bytes of the word.
|
||||
def t2_so_imm : Operand<i32>, PatLeaf<(imm), [{ return Pred_t2_so_imm(N); }]> {
|
||||
let EncoderMethod = "getT2SOImmOpValue";
|
||||
}
|
||||
|
Loading…
x
Reference in New Issue
Block a user