mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-05-15 00:38:42 +00:00
Remove debugging code, fix encoding problem. This fixes the problems
the JIT had last night. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@16766 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
35b020df39
commit
09c750f73d
@ -2747,7 +2747,6 @@ void X86ISel::emitDivRemOperation(MachineBasicBlock *BB,
|
|||||||
int V = CI->getValue();
|
int V = CI->getValue();
|
||||||
|
|
||||||
if (V == 2 || V == -2) { // X % 2, X % -2
|
if (V == 2 || V == -2) { // X % 2, X % -2
|
||||||
std::cerr << "SREM 2\n";
|
|
||||||
static const unsigned SExtOpcode[] = { X86::CBW, X86::CWD, X86::CDQ };
|
static const unsigned SExtOpcode[] = { X86::CBW, X86::CWD, X86::CDQ };
|
||||||
static const unsigned BaseReg[] = { X86::AL , X86::AX , X86::EAX };
|
static const unsigned BaseReg[] = { X86::AL , X86::AX , X86::EAX };
|
||||||
static const unsigned SExtReg[] = { X86::AH , X86::DX , X86::EDX };
|
static const unsigned SExtReg[] = { X86::AH , X86::DX , X86::EDX };
|
||||||
|
@ -992,7 +992,7 @@ def SBB32rm : I<0x1B, MRMSrcMem, (ops R32:$dst, R32:$src1, i32mem:$src2),
|
|||||||
def SBB32ri : Ii32<0x81, MRM3r, (ops R32:$dst, R32:$src1, i32imm:$src2),
|
def SBB32ri : Ii32<0x81, MRM3r, (ops R32:$dst, R32:$src1, i32imm:$src2),
|
||||||
"sbb{l} {$src2, $dst|$dst, $src2}">;
|
"sbb{l} {$src2, $dst|$dst, $src2}">;
|
||||||
|
|
||||||
def SBB16ri8 : Ii16<0x83, MRM3r, (ops R16:$dst, R16:$src1, i8imm:$src2),
|
def SBB16ri8 : Ii8<0x83, MRM3r, (ops R16:$dst, R16:$src1, i8imm:$src2),
|
||||||
"sbb{w} {$src2, $dst|$dst, $src2}">, OpSize;
|
"sbb{w} {$src2, $dst|$dst, $src2}">, OpSize;
|
||||||
def SBB32ri8 : Ii8<0x83, MRM3r, (ops R32:$dst, R32:$src1, i8imm:$src2),
|
def SBB32ri8 : Ii8<0x83, MRM3r, (ops R32:$dst, R32:$src1, i8imm:$src2),
|
||||||
"sbb{l} {$src2, $dst|$dst, $src2}">;
|
"sbb{l} {$src2, $dst|$dst, $src2}">;
|
||||||
|
Loading…
x
Reference in New Issue
Block a user