mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-17 06:33:21 +00:00
In single float mode, double precision FP arguments are passed in integer
registers, so there is no need to check here. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@140568 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
47d3ee559a
commit
09dd60feef
@ -2267,10 +2267,9 @@ MipsTargetLowering::LowerFormalArguments(SDValue Chain,
|
||||
RC = Mips::CPU64RegsRegisterClass;
|
||||
else if (RegVT == MVT::f32)
|
||||
RC = Mips::FGR32RegisterClass;
|
||||
else if (RegVT == MVT::f64) {
|
||||
if (!Subtarget->isSingleFloat())
|
||||
RC = Mips::AFGR64RegisterClass;
|
||||
} else
|
||||
else if (RegVT == MVT::f64)
|
||||
RC = Mips::AFGR64RegisterClass;
|
||||
else
|
||||
llvm_unreachable("RegVT not supported by FormalArguments Lowering");
|
||||
|
||||
// Transform the arguments stored on
|
||||
|
Loading…
x
Reference in New Issue
Block a user