6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-13 22:24:07 +00:00
Code Issues Projects Releases Wiki Activity

For PR950:

Browse Source 
Replace the REM instruction with UREM, SREM and FREM.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@31369 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Reid Spencer
2006-11-02 01:53:59 +00:00
parent 0ac6757586
commit 0a783f783c
21 changed files with 510 additions and 282 deletions
Download Patch File Download Diff File Expand all files Collapse all files

21
lib/Bytecode/Reader/Reader.cpp
View File

@ -652,7 +652,14 @@ BytecodeReader::handleObsoleteOpcodes(
break;
case 11: // Rem
Opcode = Instruction::Rem;
// As with "Div", make the signed/unsigned or floating point Rem
// instruction choice based on the type of the operands.
if (iType == 10 || iType == 11)
Opcode = Instruction::FRem;
else if (iType >= 2 && iType <= 9 && iType % 2 != 0)
Opcode = Instruction::SRem;
else
Opcode = Instruction::URem;
break;
case 12: // And
Opcode = Instruction::And;
@ -1654,18 +1661,16 @@ inline unsigned fixCEOpcodes(
else
Opcode = Instruction::UDiv;
break;
case 11: // Rem
// As with "Div", make the signed/unsigned Rem instruction choice based
// on the type of the instruction.
// As with "Div", make the signed/unsigned or floating point Rem
// instruction choice based on the type of the operands.
if (ArgVec[0]->getType()->isFloatingPoint())
Opcode = Instruction::Rem;
Opcode = Instruction::FRem;
else if (ArgVec[0]->getType()->isSigned())
Opcode = Instruction::Rem;
Opcode = Instruction::SRem;
else
Opcode = Instruction::Rem;
Opcode = Instruction::URem;
break;
case 12: // And
Opcode = Instruction::And;
break;