6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-26 23:32:58 +00:00
Code Issues Projects Releases Wiki Activity

Trivial cleanup to group the generic 'armvN' cases with the 'arm' case,

Browse Source 
etc. No functionality changed.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@150867 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chandler Carruth 2012-02-18 04:34:17 +00:00
parent 2c3acb0e27
commit 0a85771de8
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Support/Triple.cpp
View File

@ -219,10 +219,6 @@ const char *Triple::getArchNameForAssembler() {
Triple::ArchType Triple::ParseArch(StringRef ArchName) { Triple::ArchType Triple::ParseArch(StringRef ArchName) {
return StringSwitch<ArchType>(ArchName) return StringSwitch<ArchType>(ArchName)
// FIXME: It would be good to replace these with explicit names for all the
// various suffixes supported.
.StartsWith("armv", arm)
.StartsWith("thumbv", thumb)
.Cases("i386", "i486", "i586", "i686", x86) .Cases("i386", "i486", "i586", "i686", x86)
.Cases("i786", "i886", "i986", x86) // FIXME: Do we need to support these? .Cases("i786", "i886", "i986", x86) // FIXME: Do we need to support these?
.Cases("amd64", "x86_64", x86_64) .Cases("amd64", "x86_64", x86_64)
@ -230,7 +226,11 @@ Triple::ArchType Triple::ParseArch(StringRef ArchName) {
.Cases("powerpc64", "ppu", ppc64) .Cases("powerpc64", "ppu", ppc64)
.Case("mblaze", mblaze) .Case("mblaze", mblaze)
.Cases("arm", "xscale", arm) .Cases("arm", "xscale", arm)
// FIXME: It would be good to replace these with explicit names for all the
// various suffixes supported.
.StartsWith("armv", arm)
.Case("thumb", thumb) .Case("thumb", thumb)
.StartsWith("thumbv", thumb)
.Cases("spu", "cellspu", cellspu) .Cases("spu", "cellspu", cellspu)
.Case("msp430", msp430) .Case("msp430", msp430)
.Cases("mips", "mipseb", "mipsallegrex", mips) .Cases("mips", "mipseb", "mipsallegrex", mips)