mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-22 13:29:44 +00:00
missed file
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@64436 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
d552eee4a0
commit
0b4581f16c
@ -784,6 +784,7 @@ MachineBasicBlock *
|
|||||||
XCoreTargetLowering::EmitInstrWithCustomInserter(MachineInstr *MI,
|
XCoreTargetLowering::EmitInstrWithCustomInserter(MachineInstr *MI,
|
||||||
MachineBasicBlock *BB) const {
|
MachineBasicBlock *BB) const {
|
||||||
const TargetInstrInfo &TII = *getTargetMachine().getInstrInfo();
|
const TargetInstrInfo &TII = *getTargetMachine().getInstrInfo();
|
||||||
|
DebugLoc dl = MI->getDebugLoc();
|
||||||
assert((MI->getOpcode() == XCore::SELECT_CC) &&
|
assert((MI->getOpcode() == XCore::SELECT_CC) &&
|
||||||
"Unexpected instr type to insert");
|
"Unexpected instr type to insert");
|
||||||
|
|
||||||
@ -805,7 +806,7 @@ XCoreTargetLowering::EmitInstrWithCustomInserter(MachineInstr *MI,
|
|||||||
MachineFunction *F = BB->getParent();
|
MachineFunction *F = BB->getParent();
|
||||||
MachineBasicBlock *copy0MBB = F->CreateMachineBasicBlock(LLVM_BB);
|
MachineBasicBlock *copy0MBB = F->CreateMachineBasicBlock(LLVM_BB);
|
||||||
MachineBasicBlock *sinkMBB = F->CreateMachineBasicBlock(LLVM_BB);
|
MachineBasicBlock *sinkMBB = F->CreateMachineBasicBlock(LLVM_BB);
|
||||||
BuildMI(BB, TII.get(XCore::BRFT_lru6))
|
BuildMI(BB, dl, TII.get(XCore::BRFT_lru6))
|
||||||
.addReg(MI->getOperand(1).getReg()).addMBB(sinkMBB);
|
.addReg(MI->getOperand(1).getReg()).addMBB(sinkMBB);
|
||||||
F->insert(It, copy0MBB);
|
F->insert(It, copy0MBB);
|
||||||
F->insert(It, sinkMBB);
|
F->insert(It, sinkMBB);
|
||||||
@ -828,7 +829,7 @@ XCoreTargetLowering::EmitInstrWithCustomInserter(MachineInstr *MI,
|
|||||||
// %Result = phi [ %FalseValue, copy0MBB ], [ %TrueValue, thisMBB ]
|
// %Result = phi [ %FalseValue, copy0MBB ], [ %TrueValue, thisMBB ]
|
||||||
// ...
|
// ...
|
||||||
BB = sinkMBB;
|
BB = sinkMBB;
|
||||||
BuildMI(BB, TII.get(XCore::PHI), MI->getOperand(0).getReg())
|
BuildMI(BB, dl, TII.get(XCore::PHI), MI->getOperand(0).getReg())
|
||||||
.addReg(MI->getOperand(3).getReg()).addMBB(copy0MBB)
|
.addReg(MI->getOperand(3).getReg()).addMBB(copy0MBB)
|
||||||
.addReg(MI->getOperand(2).getReg()).addMBB(thisMBB);
|
.addReg(MI->getOperand(2).getReg()).addMBB(thisMBB);
|
||||||
|
|
||||||
|
Loading…
x
Reference in New Issue
Block a user