6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-09 11:25:55 +00:00
Code Issues Projects Releases Wiki Activity

Fix X86/inline-asm.ll:test2, a case where an input value was implicitly

Browse Source 
truncated.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@28733 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
2006-06-08 18:27:11 +00:00
parent 586e65357b
commit 0c48fd4610
1 changed files with 6 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
View File

@@ -1804,9 +1804,12 @@ void RegsForValue::getCopyToRegs(SDOperand Val, SelectionDAG &DAG,
// If there is a single register and the types differ, this must be // If there is a single register and the types differ, this must be
// a promotion. // a promotion.
if (RegVT != ValueVT) { if (RegVT != ValueVT) {
if (MVT::isInteger(RegVT)) if (MVT::isInteger(RegVT)) {
Val = DAG.getNode(ISD::ANY_EXTEND, RegVT, Val); if (RegVT < ValueVT)
else Val = DAG.getNode(ISD::TRUNCATE, RegVT, Val);
else
Val = DAG.getNode(ISD::ANY_EXTEND, RegVT, Val);
} else
Val = DAG.getNode(ISD::FP_EXTEND, RegVT, Val); Val = DAG.getNode(ISD::FP_EXTEND, RegVT, Val);
} }
Chain = DAG.getCopyToReg(Chain, Regs[0], Val, Flag); Chain = DAG.getCopyToReg(Chain, Regs[0], Val, Flag);