6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-21 18:29:45 +00:00
Code Issues Projects Releases Wiki Activity

80-column fixups.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@203190 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Eric Christopher 2014-03-07 01:44:12 +00:00
parent 34fa5640b8
commit 0e42ae9d8b
1 changed files with 8 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
lib/CodeGen/AsmPrinter/AsmPrinter.cpp
View File

@ -876,8 +876,8 @@ void AsmPrinter::EmitFunctionBody() {
static void emitDwarfRegOp(const AsmPrinter &AP, int Reg) {
assert(Reg >= 0);
if (Reg < 32) {
AP.OutStreamer.AddComment(dwarf::
OperationEncodingString(dwarf::DW_OP_reg0 + Reg));
AP.OutStreamer.AddComment(
dwarf::OperationEncodingString(dwarf::DW_OP_reg0 + Reg));
AP.EmitInt8(dwarf::DW_OP_reg0 + Reg);
} else {
AP.OutStreamer.AddComment("DW_OP_regx");
@ -892,8 +892,8 @@ static void emitDwarfRegOpIndirect(const AsmPrinter &AP,
int Reg, int Offset, bool Deref) {
assert(Reg >= 0);
if (Reg < 32) {
AP.OutStreamer.AddComment(dwarf::
OperationEncodingString(dwarf::DW_OP_breg0 + Reg));
AP.OutStreamer.AddComment(
dwarf::OperationEncodingString(dwarf::DW_OP_breg0 + Reg));
AP.EmitInt8(dwarf::DW_OP_breg0 + Reg);
} else {
AP.OutStreamer.AddComment("DW_OP_bregx");
@ -1006,8 +1006,10 @@ void AsmPrinter::EmitDwarfRegOp(const MachineLocation &MLoc,
if (Indirect || MLoc.isIndirect()) {
// FIXME: We have no reasonable way of handling errors in here. The
// caller might be in the middle of a dwarf expression. We should
// probably assert that Reg >= 0 once debug info generation is more mature.
OutStreamer.AddComment("nop (invalid dwarf register number for indirect loc)");
// probably assert that Reg >= 0 once debug info generation is more
// mature.
OutStreamer.AddComment(
"nop (invalid dwarf register number for indirect loc)");
EmitInt8(dwarf::DW_OP_nop);
return;
}