6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-19 02:25:01 +00:00
Code Issues Projects Releases Wiki Activity

Make it legal to request a load or store of %fsr.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@13073 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Brian Gaeke
2004-04-19 19:12:12 +00:00
parent 9a459abed2
commit 0eb61037f7
1 changed files with 2 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/SparcV9/SparcV9RegInfo.cpp
View File

@@ -808,6 +808,7 @@ SparcV9RegInfo::cpReg2MemMI(std::vector<MachineInstr*>& mvec,
cpReg2MemMI(mvec, scratchReg, PtrReg, Offset, IntRegType); cpReg2MemMI(mvec, scratchReg, PtrReg, Offset, IntRegType);
return; return;
case SpecialRegType: // used only for %fsr itself.
case FloatCCRegType: { case FloatCCRegType: {
unsigned fsrReg = getUnifiedRegNum(SparcV9RegInfo::SpecialRegClassID, unsigned fsrReg = getUnifiedRegNum(SparcV9RegInfo::SpecialRegClassID,
SparcV9SpecialRegClass::fsr); SparcV9SpecialRegClass::fsr);
@@ -898,6 +899,7 @@ SparcV9RegInfo::cpMem2RegMI(std::vector<MachineInstr*>& mvec,
SparcV9IntCCRegClass::ccr), MachineOperand::Def)); SparcV9IntCCRegClass::ccr), MachineOperand::Def));
break; break;
case SpecialRegType: // used only for %fsr itself
case FloatCCRegType: { case FloatCCRegType: {
unsigned fsrRegNum = getUnifiedRegNum(SparcV9RegInfo::SpecialRegClassID, unsigned fsrRegNum = getUnifiedRegNum(SparcV9RegInfo::SpecialRegClassID,
SparcV9SpecialRegClass::fsr); SparcV9SpecialRegClass::fsr);