6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-17 05:29:24 +00:00
Code Issues Projects Releases Wiki Activity

remove an xfailed test.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@57695 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2008-10-17 17:26:48 +00:00
parent 42a3adc346
commit 0f046c3c99
1 changed files with 0 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
test/CodeGen/CellSPU/and_ops_more.ll
View File

@ -1,26 +0,0 @@
; RUN: llvm-as -o - %s | llc -march=cellspu > %t1.s
; RUN: grep and %t1.s | count 10
; RUN: not grep andc %t1.s
; RUN: not grep andi %t1.s
; RUN: grep andhi %t1.s | count 5
; RUN: grep andbi %t1.s | count 1
; XFAIL: *
; This testcase is derived from test/CodeGen/CellSPU/and_ops.ll and
; records the changes due to r50358. The and_sext8 function appears
; to be improved by this change, while the andhi_i16 function appears
; to be pessimized.
target datalayout = "E-p:32:32:128-f64:64:128-f32:32:128-i64:32:128-i32:32:128-i16:16:128-i8:8:128-i1:8:128-a0:0:128-v128:128:128-s0:128:128"
target triple = "spu"
define i16 @andhi_i16(i16 signext %in) signext {
%tmp38 = and i16 %in, 37 ; <i16> [#uses=1]
ret i16 %tmp38
}
define i8 @and_sext8(i8 signext %in) signext {
; ANDBI generated
%tmp38 = and i8 %in, 37
ret i8 %tmp38
}