6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-15 20:29:48 +00:00
Code Issues Projects Releases Wiki Activity

Fix a regression in the 32-bit port from the 64-bit port landing.

Browse Source 
We now compile CodeGen/X86/lea-2.ll into:

_test:
        movl 4(%esp), %eax
        movl 8(%esp), %ecx
        leal -5(%ecx,%eax,4), %eax
        ret

instead of:

_test:
        movl 4(%esp), %eax
        leal (,%eax,4), %eax
        addl 8(%esp), %eax
        addl $4294967291, %eax
        ret


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@30288 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-09-13 04:45:25 +00:00
parent 94c8d3b5e5
commit 0f27fc34f7
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/X86/X86ISelDAGToDAG.cpp
View File

@ -498,7 +498,7 @@ bool X86DAGToDAGISel::MatchAddress(SDOperand N, X86ISelAddressMode &AM,
// RIP relative addressing: %rip + 32-bit displacement! // RIP relative addressing: %rip + 32-bit displacement!
if (AM.isRIPRel) { if (AM.isRIPRel) {
if (!AM.ES && AM.JT != -1 && N.getOpcode() == ISD::Constant) { if (!AM.ES && AM.JT != -1 && N.getOpcode() == ISD::Constant) {
uint64_t Val = cast<ConstantSDNode>(N)->getValue(); int64_t Val = cast<ConstantSDNode>(N)->getSignExtended();
if (isInt32(AM.Disp + Val)) { if (isInt32(AM.Disp + Val)) {
AM.Disp += Val; AM.Disp += Val;
return false; return false;
@ -513,7 +513,7 @@ bool X86DAGToDAGISel::MatchAddress(SDOperand N, X86ISelAddressMode &AM,
switch (N.getOpcode()) { switch (N.getOpcode()) {
default: break; default: break;
case ISD::Constant: { case ISD::Constant: {
uint64_t Val = cast<ConstantSDNode>(N)->getValue(); int64_t Val = cast<ConstantSDNode>(N)->getSignExtended();
if (isInt32(AM.Disp + Val)) { if (isInt32(AM.Disp + Val)) {
AM.Disp += Val; AM.Disp += Val;
return false; return false;