6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-14 11:32:34 +00:00
Code Issues Projects Releases Wiki Activity

[AArch64]The compare to zero intrinsics should be implemented by 'icmp/fcmp' and 'sext' not 'zext'. Modify the test cases.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@197897 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Hao Liu 2013-12-23 02:42:10 +00:00
parent 7c29d748b8
commit 0fe0405b52
2 changed files with 9 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
test/CodeGen/AArch64/neon-scalar-compare.ll
View File

@ -271,7 +271,7 @@ define <1 x i64> @test_vceqz_s64(<1 x i64> %a) #0 {
; CHECK: test_vceqz_s64 ; CHECK: test_vceqz_s64
; CHECK: cmeq {{d[0-9]}}, {{d[0-9]}}, #0x0 ; CHECK: cmeq {{d[0-9]}}, {{d[0-9]}}, #0x0
%1 = icmp eq <1 x i64> %a, zeroinitializer %1 = icmp eq <1 x i64> %a, zeroinitializer
%vceqz.i = zext <1 x i1> %1 to <1 x i64> %vceqz.i = sext <1 x i1> %1 to <1 x i64>
ret <1 x i64> %vceqz.i ret <1 x i64> %vceqz.i
} }
@ -279,7 +279,7 @@ define <1 x i64> @test_vceqz_u64(<1 x i64> %a) #0 {
; CHECK: test_vceqz_u64 ; CHECK: test_vceqz_u64
; CHECK: cmeq {{d[0-9]}}, {{d[0-9]}}, #0x0 ; CHECK: cmeq {{d[0-9]}}, {{d[0-9]}}, #0x0
%1 = icmp eq <1 x i64> %a, zeroinitializer %1 = icmp eq <1 x i64> %a, zeroinitializer
%vceqz.i = zext <1 x i1> %1 to <1 x i64> %vceqz.i = sext <1 x i1> %1 to <1 x i64>
ret <1 x i64> %vceqz.i ret <1 x i64> %vceqz.i
} }
@ -287,7 +287,7 @@ define <1 x i64> @test_vceqz_p64(<1 x i64> %a) #0 {
; CHECK: test_vceqz_p64 ; CHECK: test_vceqz_p64
; CHECK: cmeq {{d[0-9]}}, {{d[0-9]}}, #0x0 ; CHECK: cmeq {{d[0-9]}}, {{d[0-9]}}, #0x0
%1 = icmp eq <1 x i64> %a, zeroinitializer %1 = icmp eq <1 x i64> %a, zeroinitializer
%vceqz.i = zext <1 x i1> %1 to <1 x i64> %vceqz.i = sext <1 x i1> %1 to <1 x i64>
ret <1 x i64> %vceqz.i ret <1 x i64> %vceqz.i
} }
@ -295,7 +295,7 @@ define <2 x i64> @test_vceqzq_p64(<2 x i64> %a) #0 {
; CHECK: test_vceqzq_p64 ; CHECK: test_vceqzq_p64
; CHECK: cmeq {{v[0-9]}}.2d, {{v[0-9]}}.2d, #0 ; CHECK: cmeq {{v[0-9]}}.2d, {{v[0-9]}}.2d, #0
%1 = icmp eq <2 x i64> %a, zeroinitializer %1 = icmp eq <2 x i64> %a, zeroinitializer
%vceqz.i = zext <2 x i1> %1 to <2 x i64> %vceqz.i = sext <2 x i1> %1 to <2 x i64>
ret <2 x i64> %vceqz.i ret <2 x i64> %vceqz.i
} }
@ -303,7 +303,7 @@ define <1 x i64> @test_vcgez_s64(<1 x i64> %a) #0 {
; CHECK: test_vcgez_s64 ; CHECK: test_vcgez_s64
; CHECK: cmge {{d[0-9]}}, {{d[0-9]}}, #0x0 ; CHECK: cmge {{d[0-9]}}, {{d[0-9]}}, #0x0
%1 = icmp sge <1 x i64> %a, zeroinitializer %1 = icmp sge <1 x i64> %a, zeroinitializer
%vcgez.i = zext <1 x i1> %1 to <1 x i64> %vcgez.i = sext <1 x i1> %1 to <1 x i64>
ret <1 x i64> %vcgez.i ret <1 x i64> %vcgez.i
} }
@ -311,7 +311,7 @@ define <1 x i64> @test_vclez_s64(<1 x i64> %a) #0 {
; CHECK: test_vclez_s64 ; CHECK: test_vclez_s64
; CHECK: cmle {{d[0-9]}}, {{d[0-9]}}, #0x0 ; CHECK: cmle {{d[0-9]}}, {{d[0-9]}}, #0x0
%1 = icmp sle <1 x i64> %a, zeroinitializer %1 = icmp sle <1 x i64> %a, zeroinitializer
%vclez.i = zext <1 x i1> %1 to <1 x i64> %vclez.i = sext <1 x i1> %1 to <1 x i64>
ret <1 x i64> %vclez.i ret <1 x i64> %vclez.i
} }
@ -319,7 +319,7 @@ define <1 x i64> @test_vcgtz_s64(<1 x i64> %a) #0 {
; CHECK: test_vcgtz_s64 ; CHECK: test_vcgtz_s64
; CHECK: cmgt {{d[0-9]}}, {{d[0-9]}}, #0x0 ; CHECK: cmgt {{d[0-9]}}, {{d[0-9]}}, #0x0
%1 = icmp sgt <1 x i64> %a, zeroinitializer %1 = icmp sgt <1 x i64> %a, zeroinitializer
%vcgtz.i = zext <1 x i1> %1 to <1 x i64> %vcgtz.i = sext <1 x i1> %1 to <1 x i64>
ret <1 x i64> %vcgtz.i ret <1 x i64> %vcgtz.i
} }
@ -327,7 +327,7 @@ define <1 x i64> @test_vcltz_s64(<1 x i64> %a) #0 {
; CHECK: test_vcltz_s64 ; CHECK: test_vcltz_s64
; CHECK: cmlt {{d[0-9]}}, {{d[0-9]}}, #0 ; CHECK: cmlt {{d[0-9]}}, {{d[0-9]}}, #0
%1 = icmp slt <1 x i64> %a, zeroinitializer %1 = icmp slt <1 x i64> %a, zeroinitializer
%vcltz.i = zext <1 x i1> %1 to <1 x i64> %vcltz.i = sext <1 x i1> %1 to <1 x i64>
ret <1 x i64> %vcltz.i ret <1 x i64> %vcltz.i
} }

2
test/CodeGen/AArch64/neon-scalar-fp-compare.ll
View File

@ -25,7 +25,7 @@ define <1 x i64> @test_vceqz_f64(<1 x double> %a) {
; CHECK: fcmeq {{d[0-9]+}}, {{d[0-9]+}}, #0.0 ; CHECK: fcmeq {{d[0-9]+}}, {{d[0-9]+}}, #0.0
entry: entry:
%0 = fcmp oeq <1 x double> %a, zeroinitializer %0 = fcmp oeq <1 x double> %a, zeroinitializer
%vceqz.i = zext <1 x i1> %0 to <1 x i64> %vceqz.i = sext <1 x i1> %0 to <1 x i64>
ret <1 x i64> %vceqz.i ret <1 x i64> %vceqz.i
} }