6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-05-24 02:38:42 +00:00
Code Issues Projects Releases Wiki Activity

[NVPTX] cleanups and refacotring in NVPTXFrameLowering.cpp

Browse Source 
Summary: NFC

Test Plan: no regression

Reviewers: wengxt

Reviewed By: wengxt

Subscribers: jholewinski, llvm-commits

Differential Revision: http://reviews.llvm.org/D10849

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@241118 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jingyue Wu 2015-06-30 21:28:31 +00:00
parent e1e95c11b8
commit 10a3a33df0
1 changed files with 19 additions and 27 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

46
lib/Target/NVPTX/NVPTXFrameLowering.cpp
View File

@ -35,7 +35,6 @@ void NVPTXFrameLowering::emitPrologue(MachineFunction &MF,
MachineBasicBlock &MBB) const { MachineBasicBlock &MBB) const {
if (MF.getFrameInfo()->hasStackObjects()) { if (MF.getFrameInfo()->hasStackObjects()) {
assert(&MF.front() == &MBB && "Shrink-wrapping not yet supported"); assert(&MF.front() == &MBB && "Shrink-wrapping not yet supported");
// Insert "mov.u32 %SP, %Depot"
MachineInstr *MI = MBB.begin(); MachineInstr *MI = MBB.begin();
MachineRegisterInfo &MR = MF.getRegInfo(); MachineRegisterInfo &MR = MF.getRegInfo();
@ -43,33 +42,26 @@ void NVPTXFrameLowering::emitPrologue(MachineFunction &MF,
// in the BB, so giving it no debug location. // in the BB, so giving it no debug location.
DebugLoc dl = DebugLoc(); DebugLoc dl = DebugLoc();
// mov %SPL, %depot; // Emits
// cvta.local %SP, %SPL; // mov %SPL, %depot;
if (static_cast<const NVPTXTargetMachine &>(MF.getTarget()).is64Bit()) { // cvta.local %SP, %SPL;
// Check if %SP is actually used // for local address accesses in MF.
if (!MR.use_empty(NVPTX::VRFrame)) { bool Is64Bit =
MI = BuildMI(MBB, MI, dl, MF.getSubtarget().getInstrInfo()->get( static_cast<const NVPTXTargetMachine &>(MF.getTarget()).is64Bit();
NVPTX::cvta_local_yes_64), unsigned CvtaLocalOpcode =
NVPTX::VRFrame) (Is64Bit ? NVPTX::cvta_local_yes_64 : NVPTX::cvta_local_yes);
.addReg(NVPTX::VRFrameLocal); unsigned MovDepotOpcode =
} (Is64Bit ? NVPTX::MOV_DEPOT_ADDR_64 : NVPTX::MOV_DEPOT_ADDR);
BuildMI(MBB, MI, dl, if (!MR.use_empty(NVPTX::VRFrame)) {
MF.getSubtarget().getInstrInfo()->get(NVPTX::MOV_DEPOT_ADDR_64), // If %SP is not used, do not bother emitting "cvta.local %SP, %SPL".
NVPTX::VRFrameLocal) MI = BuildMI(MBB, MI, dl,
.addImm(MF.getFunctionNumber()); MF.getSubtarget().getInstrInfo()->get(CvtaLocalOpcode),
} else { NVPTX::VRFrame)
// Check if %SP is actually used .addReg(NVPTX::VRFrameLocal);
if (!MR.use_empty(NVPTX::VRFrame)) {
MI = BuildMI(MBB, MI, dl, MF.getSubtarget().getInstrInfo()->get(
NVPTX::cvta_local_yes),
NVPTX::VRFrame)
.addReg(NVPTX::VRFrameLocal);
}
BuildMI(MBB, MI, dl,
MF.getSubtarget().getInstrInfo()->get(NVPTX::MOV_DEPOT_ADDR),
NVPTX::VRFrameLocal)
.addImm(MF.getFunctionNumber());
} }
BuildMI(MBB, MI, dl, MF.getSubtarget().getInstrInfo()->get(MovDepotOpcode),
NVPTX::VRFrameLocal)
.addImm(MF.getFunctionNumber());
} }
} }