6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-19 04:29:21 +00:00
Code Issues Projects Releases Wiki Activity

Maintain consistency in negating things

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@22855 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Nate Begeman 2005-08-18 05:44:50 +00:00
parent 0f3257a330
commit 131a880520
1 changed files with 8 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
lib/Target/PowerPC/PPCISelDAGToDAG.cpp
View File

@ -352,19 +352,18 @@ SDOperand PPC32DAGToDAGISel::Select(SDOperand Op) {
// 'not', then fold 'or' into 'nor', and so forth for the supported ops.
if (isOprNot(N)) {
unsigned Opc;
switch(N->getOperand(0).getOpcode()) {
SDOperand Val = Select(N->getOperand(0));
switch (Val.getTargetOpcode()) {
default: Opc = 0; break;
case ISD::OR: Opc = PPC::NOR; break;
case ISD::AND: Opc = PPC::NAND; break;
case ISD::XOR: Opc = PPC::EQV; break;
case PPC::OR: Opc = PPC::NOR; break;
case PPC::AND: Opc = PPC::NAND; break;
case PPC::XOR: Opc = PPC::EQV; break;
}
if (Opc)
CurDAG->SelectNodeTo(N, MVT::i32, Opc,
Select(N->getOperand(0).getOperand(0)),
Select(N->getOperand(0).getOperand(1)));
CurDAG->SelectNodeTo(N, MVT::i32, Opc, Val.getOperand(0),
Val.getOperand(1));
else
CurDAG->SelectNodeTo(N, MVT::i32, PPC::NOR, Select(N->getOperand(0)),
Select(N->getOperand(0)));
CurDAG->SelectNodeTo(N, MVT::i32, PPC::NOR, Val, Val);
break;
}
// If this is a xor with an immediate other than -1, then codegen it as high