mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-08-07 12:28:24 +00:00
Reduce indentation.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@184213 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -216,9 +216,12 @@ namespace {
|
||||
/// EmitDwarfRegOp - Emit dwarf register operation.
|
||||
void ARMAsmPrinter::EmitDwarfRegOp(const MachineLocation &MLoc) const {
|
||||
const TargetRegisterInfo *RI = TM.getRegisterInfo();
|
||||
if (RI->getDwarfRegNum(MLoc.getReg(), false) != -1)
|
||||
if (RI->getDwarfRegNum(MLoc.getReg(), false) != -1) {
|
||||
AsmPrinter::EmitDwarfRegOp(MLoc);
|
||||
else {
|
||||
return;
|
||||
}
|
||||
assert(MLoc.isReg() &&
|
||||
"This doesn't support offset/indirection - implement it if needed");
|
||||
unsigned Reg = MLoc.getReg();
|
||||
if (Reg >= ARM::S0 && Reg <= ARM::S31) {
|
||||
assert(ARM::S0 + 31 == ARM::S31 && "Unexpected ARM S register numbering");
|
||||
@@ -271,7 +274,6 @@ void ARMAsmPrinter::EmitDwarfRegOp(const MachineLocation &MLoc) const {
|
||||
EmitInt8(dwarf::DW_OP_piece);
|
||||
EmitULEB128(8);
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
void ARMAsmPrinter::EmitFunctionBodyEnd() {
|
||||
|
Reference in New Issue
Block a user