6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-03 11:24:18 +00:00
Code Issues Projects Releases Wiki Activity

TableGen should not ignore BX instructions for the ARM disassembler. pr9368.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@126931 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bob Wilson
2011-03-03 07:19:52 +00:00
parent acc9e7315c
commit 1473f35c47
2 changed files with 4 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
test/MC/Disassembler/ARM/arm-tests.txt
View File

@ -136,3 +136,6 @@
# CHECK: blxeq r5 # CHECK: blxeq r5
0x35 0xff 0x2f 0x01 0x35 0xff 0x2f 0x01
# CHECK: bx r12
0x1c 0xff 0x2f 0xe1

2
utils/TableGen/ARMDecoderEmitter.cpp
View File

@ -1631,7 +1631,7 @@ ARMDEBackend::populateInstruction(const CodeGenInstruction &CGI,
if (Name == "B") return false; if (Name == "B") return false;
// Ignore the non-Darwin BL instructions and the TPsoft (TLS) instruction. // Ignore the non-Darwin BL instructions and the TPsoft (TLS) instruction.
if (Name == "BL" || Name == "BL_pred" || Name == "BLX" || Name == "BX" || if (Name == "BL" || Name == "BL_pred" || Name == "BLX" ||
Name == "BLX_pred" || Name == "TPsoft") Name == "BLX_pred" || Name == "TPsoft")
return false; return false;