6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-11-04 06:09:05 +00:00
Code Issues Projects Releases Wiki Activity

Silence unused variable warnings in the new stub functions that occur

Browse Source 
when assertions are disabled.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@218280 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Kaelyn Takata 2014-09-22 22:14:13 +00:00
parent 90969b9ee0
commit 1488ba63fe
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/X86/X86ISelLowering.cpp
View File

@ -9475,6 +9475,7 @@ static SDValue lowerV16I16VectorShuffle(SDValue Op, SDValue V1, SDValue V2,
assert(Subtarget->hasAVX2() && "We can only lower v16i16 with AVX2!");
// FIXME: Actually implement this using AVX2!!!
(void)Mask;
return splitAndLower256BitVectorShuffle(Op, V1, V2, Subtarget, DAG);
}
@ -9490,10 +9491,11 @@ static SDValue lowerV32I8VectorShuffle(SDValue Op, SDValue V1, SDValue V2,
assert(V2.getSimpleValueType() == MVT::v32i8 && "Bad operand type!");
ShuffleVectorSDNode *SVOp = cast<ShuffleVectorSDNode>(Op);
ArrayRef<int> Mask = SVOp->getMask();
assert(Mask.size() == 32 && "Unexpected mask size for v32 shuffle!");
assert(.size() == 32 && "Unexpected mask size for v32 shuffle!");
assert(Subtarget->hasAVX2() && "We can only lower v32i8 with AVX2!");
// FIXME: Actually implement this using AVX2!!!
(void)Mask;
return splitAndLower256BitVectorShuffle(Op, V1, V2, Subtarget, DAG);
}