6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-04-11 00:39:36 +00:00
Code Issues Projects Releases Wiki Activity

X86ISelLowering.cpp: Fix warnings. [-Wlogical-op-parentheses]

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@170523 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
NAKAMURA Takumi 2012-12-19 10:12:48 +00:00
parent 9c5ab9355e
commit 16537418f4
1 changed files with 2 additions and 2 deletions

4
lib/Target/X86/X86ISelLowering.cpp

@ -15934,8 +15934,8 @@ static SDValue PerformLOADCombine(SDNode *N, SelectionDAG &DAG,
// TODO: It is possible to support ZExt by zeroing the undef values
// during the shuffle phase or after the shuffle.
if (RegVT.isVector() && RegVT.isInteger() &&
(Ext == ISD::EXTLOAD && Subtarget->hasSSSE3() ||
Ext == ISD::SEXTLOAD && Subtarget->hasSSE41())){
((Ext == ISD::EXTLOAD && Subtarget->hasSSSE3()) ||
(Ext == ISD::SEXTLOAD && Subtarget->hasSSE41()))){
assert(MemVT != RegVT && "Cannot extend to the same type");
assert(MemVT.isVector() && "Must load a vector from memory");