6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-09-01 19:29:22 +00:00
Code Issues Projects Releases Wiki Activity

Rename VLDnDUP instructions with double-spaced registers

Browse Source 
in an attempt to make things a little more consistent.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@120357 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bob Wilson 2010-11-30 00:00:38 +00:00
parent 6c4c982f83
commit 173fb1421a
1 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
lib/Target/ARM/ARMInstrNEON.td
View File

@ -871,9 +871,9 @@ def VLD2DUPd16Pseudo : VLDQPseudo<IIC_VLD2dup>;
def VLD2DUPd32Pseudo : VLDQPseudo<IIC_VLD2dup>;
// ...with double-spaced registers (not used for codegen):
def VLD2DUPd8Q : VLD2DUP<{0,0,1,?}, "8">;
def VLD2DUPd16Q : VLD2DUP<{0,1,1,?}, "16">;
def VLD2DUPd32Q : VLD2DUP<{1,0,1,?}, "32">;
def VLD2DUPd8x2 : VLD2DUP<{0,0,1,?}, "8">;
def VLD2DUPd16x2 : VLD2DUP<{0,1,1,?}, "16">;
def VLD2DUPd32x2 : VLD2DUP<{1,0,1,?}, "32">;
// ...with address register writeback:
class VLD2DUPWB<bits<4> op7_4, string Dt>
@ -887,9 +887,9 @@ def VLD2DUPd8_UPD : VLD2DUPWB<{0,0,0,0}, "8">;
def VLD2DUPd16_UPD : VLD2DUPWB<{0,1,0,?}, "16">;
def VLD2DUPd32_UPD : VLD2DUPWB<{1,0,0,?}, "32">;
def VLD2DUPd8Q_UPD : VLD2DUPWB<{0,0,1,0}, "8">;
def VLD2DUPd16Q_UPD : VLD2DUPWB<{0,1,1,?}, "16">;
def VLD2DUPd32Q_UPD : VLD2DUPWB<{1,0,1,?}, "32">;
def VLD2DUPd8x2_UPD : VLD2DUPWB<{0,0,1,0}, "8">;
def VLD2DUPd16x2_UPD : VLD2DUPWB<{0,1,1,?}, "16">;
def VLD2DUPd32x2_UPD : VLD2DUPWB<{1,0,1,?}, "32">;
def VLD2DUPd8Pseudo_UPD : VLDQWBPseudo<IIC_VLD2dupu>;
def VLD2DUPd16Pseudo_UPD : VLDQWBPseudo<IIC_VLD2dupu>;
@ -913,9 +913,9 @@ def VLD3DUPd16Pseudo : VLDQQPseudo<IIC_VLD3dup>;
def VLD3DUPd32Pseudo : VLDQQPseudo<IIC_VLD3dup>;
// ...with double-spaced registers (not used for codegen):
def VLD3DUPd8T : VLD3DUP<{0,0,1,?}, "8">;
def VLD3DUPd16T : VLD3DUP<{0,1,1,?}, "16">;
def VLD3DUPd32T : VLD3DUP<{1,0,1,?}, "32">;
def VLD3DUPd8x2 : VLD3DUP<{0,0,1,?}, "8">;
def VLD3DUPd16x2 : VLD3DUP<{0,1,1,?}, "16">;
def VLD3DUPd32x2 : VLD3DUP<{1,0,1,?}, "32">;
// ...with address register writeback:
class VLD3DUPWB<bits<4> op7_4, string Dt>
@ -930,9 +930,9 @@ def VLD3DUPd8_UPD : VLD3DUPWB<{0,0,0,0}, "8">;
def VLD3DUPd16_UPD : VLD3DUPWB<{0,1,0,?}, "16">;
def VLD3DUPd32_UPD : VLD3DUPWB<{1,0,0,?}, "32">;
def VLD3DUPd8T_UPD : VLD3DUPWB<{0,0,1,0}, "8">;
def VLD3DUPd16T_UPD : VLD3DUPWB<{0,1,1,?}, "16">;
def VLD3DUPd32T_UPD : VLD3DUPWB<{1,0,1,?}, "32">;
def VLD3DUPd8x2_UPD : VLD3DUPWB<{0,0,1,0}, "8">;
def VLD3DUPd16x2_UPD : VLD3DUPWB<{0,1,1,?}, "16">;
def VLD3DUPd32x2_UPD : VLD3DUPWB<{1,0,1,?}, "32">;
def VLD3DUPd8Pseudo_UPD : VLDQQWBPseudo<IIC_VLD3dupu>;
def VLD3DUPd16Pseudo_UPD : VLDQQWBPseudo<IIC_VLD3dupu>;