mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-17 21:29:20 +00:00
Canonicalize vvector_shuffle(x,x) -> vvector_shuffle(x,undef) to enable patterns
to match again :) git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@27533 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
42b5580b97
commit
17614ea63d
@ -2735,6 +2735,42 @@ SDOperand DAGCombiner::visitVVECTOR_SHUFFLE(SDNode *N) {
|
|||||||
}
|
}
|
||||||
if (isIdentity) return N->getOperand(1);
|
if (isIdentity) return N->getOperand(1);
|
||||||
|
|
||||||
|
// If the LHS and the RHS are the same node, turn the RHS into an undef.
|
||||||
|
if (N->getOperand(0) == N->getOperand(1)) {
|
||||||
|
// Check the SHUFFLE mask, mapping any inputs from the 2nd operand into the
|
||||||
|
// first operand.
|
||||||
|
std::vector<SDOperand> MappedOps;
|
||||||
|
for (unsigned i = 0; i != NumElts; ++i) {
|
||||||
|
if (ShufMask.getOperand(i).getOpcode() == ISD::UNDEF ||
|
||||||
|
cast<ConstantSDNode>(ShufMask.getOperand(i))->getValue() < NumElts) {
|
||||||
|
MappedOps.push_back(ShufMask.getOperand(i));
|
||||||
|
} else {
|
||||||
|
unsigned NewIdx =
|
||||||
|
cast<ConstantSDNode>(ShufMask.getOperand(i))->getValue() - NumElts;
|
||||||
|
MappedOps.push_back(DAG.getConstant(NewIdx, MVT::i32));
|
||||||
|
}
|
||||||
|
}
|
||||||
|
// Add the type/#elts values.
|
||||||
|
MappedOps.push_back(ShufMask.getOperand(NumElts));
|
||||||
|
MappedOps.push_back(ShufMask.getOperand(NumElts+1));
|
||||||
|
|
||||||
|
ShufMask = DAG.getNode(ISD::VBUILD_VECTOR, ShufMask.getValueType(),
|
||||||
|
MappedOps);
|
||||||
|
AddToWorkList(ShufMask.Val);
|
||||||
|
|
||||||
|
// Build the undef vector.
|
||||||
|
SDOperand UDVal = DAG.getNode(ISD::UNDEF, MappedOps[0].getValueType());
|
||||||
|
for (unsigned i = 0; i != NumElts; ++i)
|
||||||
|
MappedOps[i] = UDVal;
|
||||||
|
MappedOps[NumElts ] = *(N->getOperand(0).Val->op_end()-2);
|
||||||
|
MappedOps[NumElts+1] = *(N->getOperand(0).Val->op_end()-1);
|
||||||
|
UDVal = DAG.getNode(ISD::VBUILD_VECTOR, MVT::Vector, MappedOps);
|
||||||
|
|
||||||
|
return DAG.getNode(ISD::VVECTOR_SHUFFLE, MVT::Vector,
|
||||||
|
N->getOperand(0), UDVal, ShufMask,
|
||||||
|
MappedOps[NumElts], MappedOps[NumElts+1]);
|
||||||
|
}
|
||||||
|
|
||||||
return SDOperand();
|
return SDOperand();
|
||||||
}
|
}
|
||||||
|
|
||||||
|
@ -4697,8 +4697,20 @@ SDOperand SelectionDAGLegalize::PackVectorOp(SDOperand Op,
|
|||||||
Result = Node->getOperand(0);
|
Result = Node->getOperand(0);
|
||||||
} else {
|
} else {
|
||||||
// Returning a BUILD_VECTOR?
|
// Returning a BUILD_VECTOR?
|
||||||
std::vector<SDOperand> Ops(Node->op_begin(), Node->op_end()-2);
|
|
||||||
Result = DAG.getNode(ISD::BUILD_VECTOR, NewVT, Ops);
|
// If all elements of the build_vector are undefs, return an undef.
|
||||||
|
bool AllUndef = true;
|
||||||
|
for (unsigned i = 0, e = Node->getNumOperands()-2; i != e; ++i)
|
||||||
|
if (Node->getOperand(i).getOpcode() != ISD::UNDEF) {
|
||||||
|
AllUndef = false;
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
if (AllUndef) {
|
||||||
|
Result = DAG.getNode(ISD::UNDEF, NewVT);
|
||||||
|
} else {
|
||||||
|
std::vector<SDOperand> Ops(Node->op_begin(), Node->op_end()-2);
|
||||||
|
Result = DAG.getNode(ISD::BUILD_VECTOR, NewVT, Ops);
|
||||||
|
}
|
||||||
}
|
}
|
||||||
break;
|
break;
|
||||||
case ISD::VINSERT_VECTOR_ELT:
|
case ISD::VINSERT_VECTOR_ELT:
|
||||||
|
Loading…
Reference in New Issue
Block a user