6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-05-13 01:15:32 +00:00
Code Issues Projects Releases Wiki Activity

Fix a minor regression from my dag combiner changes. One more place which needs to look pass truncates.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@92885 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2010-01-07 00:54:06 +00:00
parent ad6b6da8aa
commit 17751dac3e
2 changed files with 52 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
lib/Target/X86/X86ISelLowering.cpp
View File

@ -5611,13 +5611,21 @@ SDValue X86TargetLowering::EmitTest(SDValue Op, unsigned X86CC,
// because a TEST instruction will be better. // because a TEST instruction will be better.
bool NonFlagUse = false; bool NonFlagUse = false;
for (SDNode::use_iterator UI = Op.getNode()->use_begin(), for (SDNode::use_iterator UI = Op.getNode()->use_begin(),
UE = Op.getNode()->use_end(); UI != UE; ++UI) UE = Op.getNode()->use_end(); UI != UE; ++UI) {
if (UI->getOpcode() != ISD::BRCOND && SDNode *User = *UI;
(UI->getOpcode() != ISD::SELECT || UI.getOperandNo() != 0) && unsigned UOpNo = UI.getOperandNo();
UI->getOpcode() != ISD::SETCC) { if (User->getOpcode() == ISD::TRUNCATE && User->hasOneUse()) {
// Look pass truncate.
UOpNo = User->use_begin().getOperandNo();
User = *User->use_begin();
}
if (User->getOpcode() != ISD::BRCOND &&
User->getOpcode() != ISD::SETCC &&
(User->getOpcode() != ISD::SELECT || UOpNo != 0)) {
NonFlagUse = true; NonFlagUse = true;
break; break;
} }
}
if (!NonFlagUse) if (!NonFlagUse)
break; break;
} }

43
test/CodeGen/X86/and-su.ll
View File

@ -1,16 +1,53 @@
; RUN: llc < %s -march=x86 | grep {(%} | count 1 ; RUN: llc < %s -march=x86 | FileCheck %s
; Don't duplicate the load. ; Don't duplicate the load.
define fastcc i32 @foo(i32* %p) nounwind { define fastcc i32 @foo(i32* %p) nounwind {
; CHECK: foo:
; CHECK: andl $10, %eax
; CHECK: je
%t0 = load i32* %p %t0 = load i32* %p
%t2 = and i32 %t0, 10 %t2 = and i32 %t0, 10
%t3 = icmp ne i32 %t2, 0 %t3 = icmp ne i32 %t2, 0
br i1 %t3, label %bb63, label %bb76 br i1 %t3, label %bb63, label %bb76
bb63: bb63:
ret i32 %t2 ret i32 %t2
bb76: bb76:
ret i32 0 ret i32 0
} }
define fastcc double @bar(i32 %hash, double %x, double %y) nounwind {
entry:
; CHECK: bar:
%0 = and i32 %hash, 15
%1 = icmp ult i32 %0, 8
br i1 %1, label %bb11, label %bb10
bb10:
; CHECK: bb10
; CHECK: testb $1
%2 = and i32 %hash, 1
%3 = icmp eq i32 %2, 0
br i1 %3, label %bb13, label %bb11
bb11:
%4 = fsub double -0.000000e+00, %x
br label %bb13
bb13:
; CHECK: bb13
; CHECK: testb $2
%iftmp.9.0 = phi double [ %4, %bb11 ], [ %x, %bb10 ]
%5 = and i32 %hash, 2
%6 = icmp eq i32 %5, 0
br i1 %6, label %bb16, label %bb14
bb14:
%7 = fsub double -0.000000e+00, %y
br label %bb16
bb16:
%iftmp.10.0 = phi double [ %7, %bb14 ], [ %y, %bb13 ]
%8 = fadd double %iftmp.9.0, %iftmp.10.0
ret double %8
}