6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-15 06:29:05 +00:00
Code Issues Projects Releases Wiki Activity

Add blurb about module flags and reformat a bit.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@150677 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bill Wendling
2012-02-16 10:23:43 +00:00
parent 6afa3f744a
commit 190ec9b9c1
1 changed files with 24 additions and 21 deletions
Download Patch File Download Diff File Expand all files Collapse all files

27
docs/ReleaseNotes.html
View File

@@ -286,9 +286,8 @@ Release Notes</a>.</h1>
<ul>
<li>IR support for half float</li>
<li>IR support for vectors of pointers, including vector GEPs.</li>
<li>The <tt>unwind</tt> instruction is now gone. With the introduction of
the new exception handling system in LLVM 3.0, the <tt>unwind</tt>
instruction became obsolete.</li>
<li>Module flags have been introduced. They convey information about the
module as a whole to LLVM subsystems.</li>
<li>....</li>
</ul>
</div>
@@ -337,10 +336,10 @@ Release Notes</a>.</h1>
<div>
<p>We have changed the way that the Type Legalizer legalizes vectors.
The type legalizer now attempts to promote integer elements.
This enabled the implementation of vector-select.
Additionally, we see a performance boost on workloads which use vectors of chars and shorts, since they are now promoted
<p>We have changed the way that the Type Legalizer legalizes vectors. The type
legalizer now attempts to promote integer elements. This enabled the
implementation of vector-select. Additionally, we see a performance boost on
workloads which use vectors of chars and shorts, since they are now promoted
to 32-bit types, which are better supported by the SIMD instruction set.
Floating point types are still widened as before.</p>
@@ -360,9 +359,10 @@ Release Notes</a>.</h1>
disabling frame pointer elimination during register allocation.</li>
<li>A new kind of <code>MachineOperand</code> provides a compact
representation of large clobber lists on call instructions. The register
mask operand references a bit mask of preserved registers. Everything else is
clobbered.</li>
mask operand references a bit mask of preserved registers. Everything else
is clobbered.</li>
</ul>
</div>
<!--=========================================================================-->
@@ -439,9 +439,12 @@ Release Notes</a>.</h1>
from the previous release.</p>
<ul>
<li>LLVM 3.1 removes support for reading LLVM 2.9 bitcode files. Going forward,
we aim for all future versions of LLVM to read bitcode files and .ll files
produced by LLVM 3.0 and later.</li>
<li>LLVM 3.1 removes support for reading LLVM 2.9 bitcode files. Going
forward, we aim for all future versions of LLVM to read bitcode files and
<tt>.ll</tt> files produced by LLVM 3.0 and later.</li>
<li>The <tt>unwind</tt> instruction is now gone. With the introduction of the
new exception handling system in LLVM 3.0, the <tt>unwind</tt> instruction
became obsolete.</li>
<li>....</li>
</ul>