6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-10-06 14:57:41 +00:00
Code Issues Projects Releases Wiki Activity

Release notes for MIPS backend.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@156772 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Akira Hatanaka 2012-05-14 18:40:07 +00:00
parent ecef06a497
commit 19e7421243
1 changed files with 10 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
docs/ReleaseNotes.html
View File

@ -635,12 +635,18 @@ syntax, there are still significant gaps in that support.</p>
</h3>
<div>
<p>This release has seen major new work on just about every aspect of the MIPS
backend. Some of the major new features include:</p>
New features and major changes in the MIPS target include:</p>
<ul>
<li>....</li>
<li>MIPS32 little-endian direct object code emission is functional.</li>
<li>MIPS64 little-endian code generation is largely functional for N64 ABI in assembly printing mode with the exception of handling of long double (f128) type.</li>
<li>Support for new instructions has been added, which includes swap-bytes
instructions (WSBH and DSBH), floating point multiply-add/subtract and
negative multiply-add/subtract instructions, and floating
point load/store instructions with reg+reg addressing (LWXC1, etc.)</li>
<li>Various fixes to improve performance have been implemented.</li>
<li>Post-RA scheduling is now enabled at -O3.</li>
<li>Support for soft-float code generation has been added.</li>
</ul>
</div>